### **Features**


- Medium-voltage and Standard-voltage Operation
  - $-5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$
  - $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
- User-selectable Internal Organization
  - 1K: 128 x 8 or 64 x 16
  - 2K: 256 x 8 or 128 x 16
  - 4K: 512 x 8 or 256 x 16
- 3-wire Serial Interface
- 2 MHz Clock Rate (5V)
- Self-timed Write Cycle (10 ms max)
- High Reliability
  - Endurance: 1 Million Write Cycles
  - Data Retention: 100 Years
- 8-lead PDIP and 8-lead JEDEC SOIC Packages


### **Description**

The AT93C46/56/66 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64/128/256 words of 16 bits each, when the ORG pin is connected to VCC and 128/256/512 words of 8 bits each when it is tied to ground. The device is optimized for use in many automotive applications where low power and low voltage operations are essential. The AT93C46/56/66 is available in space-saving 8-lead PDIP and 8-lead JEDEC SOIC packages.

# **Pin Configurations**

Pin Name	Function
CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
VCC	Power Supply
ORG	Internal Organization
DC	Don't Connect







# 3-wire Serial Automotive EEPROMs

1K (128 x 8 or 64 x 16)

2K (256 x 8 or 128 x 16)

4K (512 x 8 or 256 x 16)

AT93C46 AT93C56 AT93C66



Rev. 3264A-SEEPR-01/02



### **Description (Continued)**

The AT93C46/56/66 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a READ instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate ERASE cycle is required before WRITE. The WRITE cycle is only enabled when the part is in the ERASE/WRITE ENABLE state. When CS is brought "high" following the initiation of a WRITE cycle, the DO pin outputs the READY/BUSY status of the part.

The AT93C46/56/66 is available in 4.5V to 5.5V and 2.7V to 5.5V versions.


### **Absolute Maximum Ratings\***

Operating Temperature55°C to +125	°C
Storage Temperature65°C to +150	°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0	ΟV
Maximum Operating Voltage 6.29	5V
DC Output Current	nΑ

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

### **Block Diagram**



Notes:

- 1. When the ORG pin is connected to VCC, the x 16 organization is selected. When it is connected to ground, the x 8 organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the x 16 organization is selected.
- 2. For the AT93C46, if x 16 organization is the mode of choice and Pin 6 (ORG) is left unconnected, Atmel recommends using the AT93C46A device. For more details, see the AT93C46A datasheet.

# Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = +5.0V$  (unless otherwise noted).

Symbol	Test Conditions	Max	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (DO)	5	pF	$V_{OUT} = 0V$
C <sub>IN</sub>	Input Capacitance (CS, SK, DI)	5	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

### **DC Characteristics**

Applicable over recommended operating range from:  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = +2.7V$  to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
V <sub>CC1</sub>	Supply Voltage			2.7		5.5	٧
V <sub>CC2</sub>	Supply Voltage			4.5		5.5	V
	Complex Comment	V 5.0V	READ at 1.0 MHz		0.5	2.0	mA
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.0V$	WRITE at 1.0 MHz		0.5	2.0	mA
I <sub>SB1</sub>	Standby Current	V <sub>CC</sub> = 2.7V	CS = 0V		6.0	10.0	μA
I <sub>SB2</sub>	Standby Current	V <sub>CC</sub> = 5.0V	CS = 0V		17	30	μΑ
I <sub>IL</sub>	Input Leakage	V <sub>IN</sub> = 0V to V <sub>CC</sub>			0.1	1.0	μA
I <sub>OL</sub>	Output Leakage	V <sub>IN</sub> = 0V to V <sub>CC</sub>			0.1	1.0	μΑ
V <sub>IL1</sub> <sup>(1)</sup> V <sub>IH1</sub> <sup>(1)</sup>	Input Low Voltage Input High Voltage	$2.7V \le V_{CC} \le 5.5V$	2.7V ≤ V <sub>CC</sub> ≤ 5.5V			V <sub>CC</sub> x 0.3 V <sub>CC</sub> + 1	V
V <sub>OL1</sub>	Output Low Voltage	4577 677 65 577	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OH1</sub>	Output High Voltage	$4.5V \le V_{CC} \le 5.5V$	I <sub>OH</sub> = -0.4 mA	2.4			V
V <sub>OL2</sub>	Output Low Voltage	101/21/2071/	I <sub>OL</sub> = 0.15 mA			0.2	V
V <sub>OH2</sub>		$1.8V \le V_{CC} \le 2.7V$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.2			V

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.





# **AC Characteristics**

Applicable over recommended operating range from  $T_A$  = -40°C to + 125°C,  $V_{CC}$  = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
f <sub>SK</sub>	SK Clock Frequency	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$		0		2 1	MHz
t <sub>SKH</sub>	SK High Time	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$		250 250			ns
t <sub>SKL</sub>	SK Low Time	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$		250 250			ns
t <sub>CS</sub>	Minimum CS Low Time	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$		250 250			ns
t <sub>CSS</sub>	CS Setup Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$	50 50			ns
t <sub>DIS</sub>	DI Setup Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$	100 100			ns
t <sub>CSH</sub>	CS Hold Time	Relative to SK		0			ns
t <sub>DIH</sub>	DI Hold Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$	100 100			ns
t <sub>PD1</sub>	Output Delay to '1'	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$			250 500	ns
t <sub>PD0</sub>	Output Delay to '0'	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$			250 500	ns
t <sub>SV</sub>	CS to Status Valid	AC Test	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$			250 250	ns
t <sub>DF</sub>	CS to DO in High Impedance	AC Test CS = V <sub>IL</sub>	$4.5V \le V_{CC} \le 5.5V$ $2.7V \le V_{CC} \le 5.5V$			100 100	ns
	Wite Coals T					10	ms
t <sub>WP</sub>	Write Cycle Time		2.7V ≤ V <sub>CC</sub> ≤ 5.5V		3		ms
Endurance <sup>(1)</sup>	5.0V, 25°C, Page Mo	de		1M			Write Cycles

Note: 1. This parameter is characterized and is not 100% tested.

# **Instruction Set for the AT93C46**

		Op	Address		Da	ata	
Instruction	SB	Code	x 8	x 16	x 8	x 16	Comments
READ	1	10	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>			Reads data stored in memory, at specified address.
EWEN	1	00	11XXXXX	11XXXX			Write enable must precede all programming modes.
ERASE	1	11	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>			Erase memory location A <sub>n</sub> - A <sub>0</sub> .
WRITE	1	01	A <sub>6</sub> - A <sub>0</sub>	A <sub>5</sub> - A <sub>0</sub>	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes memory location A <sub>n</sub> - A <sub>0</sub> .
ERAL	1	00	10XXXXX	10XXXX			Erases all memory locations. Valid only at V <sub>CC</sub> = 4.5V to 5.5V.
WRAL	1	00	01XXXXX	01XXXX	D <sub>7</sub> - D <sub>0</sub>	D <sub>15</sub> - D <sub>0</sub>	Writes all memory locations. Valid only at $V_{CC} = 4.5V$ to 5.5V.
EWDS	1	00	00XXXXX	00XXXX			Disables all programming instructions.

Note: The X's in the address field represent don't care values and must be clocked.





# Functional Description

The AT93C46/56/66 is accessed via a simple and versatile 3-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. **A valid instruction starts with a rising edge of CS** and consists of a Start Bit (logic "1") followed by the appropriate Op Code and the desired memory Address location.

**READ** (**READ**): The Read (READ) instruction contains the Address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- or 16-bit data output string.

**ERASE/WRITE (EWEN):** To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the Erase/Write Enable state, programming remains enabled until an Erase/Write Disable (EWDS) instruction is executed or V<sub>CC</sub> power is removed from the part.

**ERASE** (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{\rm CS}$ ). A logic "1" at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle,  $t_{WP}$ , starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A READY/BUSY status cannot be obtained if the CS is brought high after the end of the self-timed programming cycle,  $t_{WP}$ .


**ERASE ALL (ERAL):** The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). The ERAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the READY/BUSY status of the part if CS is brought high after being kept low for a minimum of 250 ns ( $t_{CS}$ ). The WRAL instruction is valid only at  $V_{CC} = 5.0V \pm 10\%$ .

**ERASE/WRITE DISABLE (EWDS):** To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the READ instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

# **Timing Diagrams**

### **Synchronous Data Timing**




Note: 1. This is the minimum SK period.

# **Organization Key for Timing Diagrams**

	AT93C46 (1K)		AT93C	AT93C56 (2K)		AT93C66 (4K)	
I/O	x 8	x 16	x 8	x 16	x 8	x 16	
A <sub>N</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>8</sub> <sup>(1)</sup>	A <sub>7</sub> <sup>(2)</sup>	A <sub>8</sub>	A <sub>7</sub>	
D <sub>N</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>	D <sub>7</sub>	D <sub>15</sub>	


Notes: 1. A<sub>8</sub> is a DON'T CARE value, but the extra clock is required. 2. A<sub>7</sub> is a DON'T CARE value, but the extra clock is required.

### **READ Timing**







# **EWEN Timing**



# **EWDS Timing**




# **WRITE Timing**




# WRAL Timing<sup>(1)</sup>

8




Note: 1. Valid only at  $V_{CC} = 4.5V$  to 5.5V.

### **ERASE Timing**



# ERAL Timing<sup>(1)</sup>



Note: 1. Valid only at  $V_{CC} = 4.5V$  to 5.5V.



# AT93C46 Ordering Information

t <sub>WP</sub> (max) (ms)	l <sub>CC</sub> (max) (μΑ)	I <sub>SB</sub> (max) (μΑ)	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C46-10PA-5.0C AT93C46-10SA-5.0C	8P3 8S1	Automotive (-40°C to 125°C)
10	800	10.0	1000	AT93C46-10PA-2.7C AT93C46-10SA-2.7C	8P3 8S1	Automotive (-40°C to 125°C)

Package Type						
8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)						
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)					
	Options					
-5.0	Standard Operation (4.5V to 5.5V)					
-2.7	Low Voltage (2.7V to 5.5V)					

# AT93C56 Ordering Information

t <sub>WP</sub> (max) (ms)	l <sub>CC</sub> (max) (μΑ)	I <sub>SB</sub> (max) (μΑ)	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C56-10PA-5.0C AT93C56-10SA-5.0C	8P3 8S1	Automotive (-40°C to 125°C)
10	800	10.0	1000	AT93C56-10PA-2.7C AT93C56-10SA-2.7C	8P3 8S1	Automotive (-40°C to 125°C)

	Package Type					
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)					
	Options					
-5.0	Standard Operation (4.5V to 5.5V)					
-2.7	Low Voltage (2.7V to 5.5V)					






# AT93C66 Ordering Information


t <sub>WP</sub> (max) (ms)	I <sub>CC</sub> (max) (μA)	I <sub>SB</sub> (max) (μΑ)	f <sub>MAX</sub> (kHz)	Ordering Code	Package	Operation Range
10	2000	30.0	2000	AT93C66-10PA-5.0C AT93C66-10SA-5.0C	8P3 8S1	Automotive (-40°C to 125°C)
10	800	10.0	1000	AT93C66-10PA-2.7C AT93C66-10SA-2.7C	8P3 8S1	Automotive (-40°C to 125°C)


Package Type			
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)		
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)		
Options			
-5.0	Standard Operation (4.5V to 5.5V)		
-2.7	Low Voltage (2.7V to 5.5V)		

# **Packaging Information**

### **8P3 - PDIP**







Notes:

- 1. This package conforms to JEDEC reference MS-001 BA.
- Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	4.318	
A1	0.381	-	_	
D	9.144	_	9.652	Note 2
Е	7.620	-	8.255	
E1	6.096	-	6.604	Note 2
В	0.406	_	0.508	
B1	1.397	-	1.651	
B2	0.762	_	1.143	
L	3.175	_	3.429	
С	0.203	_	0.356	
eB	_	_	10.922	
eC	0.000	_	1.524	
е	2.540 TYP			

09/28/01



2325 Orchard Parkway San Jose, CA 95131 TITLE


 $\bf 8P3,\,8\text{-lead}$  (0.300"/7.62 mm Wide) Plastic Dual Inline Package (PDIP)

DRAWING NO. REV. 8P3 B







### 8S2 - JEDEC SOIC



Top View



Side View



### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.75	
В	ı	_	0.51	
С	-	_	0.25	
D	-	-	5.00	
E	-	-	4.00	
е	1.27 BSC			
Н	-	_	6.20	
L	-	_	1.27	

Note: This drawing is for general information only. Refer to JEDEC Drawing MS-012 for proper dimensions, tolerances, datums, etc.

10/10/01

2325 Orchard Parkway San Jose, CA 95131  8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)  8S1	<b>AMEL</b>		8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing		REV. A
--	-------------	--	---	--	-----------



### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

#### Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

### **Atmel Operations**

#### Memory

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

#### Microcontrollers

Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 RF/Automotive
Atmel Heilbronn
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0

FAX (49) 71-31-67-2340

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

#### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

