

Figure 3 FEE BB




Figure 4 FEE BB readout from Detector Emulator

A Detector Emulator was also designed and played a central role in verification and validation by emulating the behavior of real analog-output sensors. The detector emulator can be modified to represent any 8 (or less) analog output sensor and can thus help for validation before real sensor integration. The Detector Emulator allowed for the generation of various test patterns and supported in detailed analysis of signal fidelity, and characteristics of input noise, crosstalk and settling. One of key achievements is illustrated in Figure 4, where the Detector Emulator was successfully controlled and read out by the FEE BB. The 1MPixel image is one of the frames in the video (.avi-format). Once the Emulator was correctly controlled by NIRCA MkII, it starts to send out analog data that is digitized by NIRCA MkII and passed onwards to the FPGA data handler and out over CameraLink in 16-bit data format. In this example, the Emulator was set in “movie-mode” where the IDEAS-logo moves around in the image. A scaled-up version demonstrating synchronization between two NIRCA MkII ASICs was also tested where 4x analog outputs of the Detector Emulator were routed to the primary NIRCA and 4x analog outputs were routed to the secondary NIRCA MkII ASIC. This demonstrates capability of scaling the FEE to read out 32 analog output image sensors. A picture of the FEE Detector Emulator is shown in Figure 5.




Figure 5 FEE Detector Emulator




Figure 6 FEE BB readout of Detector Emulator is chess-mode.

Another example illustrating one of the achievements achieved in this project is shown in Figure 6. The Detector Emulator was configured to chess-mode. The chess-pattern contains low (dark, 2850 ADC LSB) and high level (light, 12525 LSB) regions. The system was set to sample at 12 Msps. On the right-hand side in the image, we see 300 pixels in an arbitrary row in the image. The measurements demonstrate good settling for the complete test setup with the FEE BB including the Detector Emulator.

Overall, the NIRCA MkII FEE BB project demonstrates a successful integration of advanced electronics design, precise manufacturing, and rigorous testing. It lays a strong foundation for future models, including the ongoing development of the FEE engineering model. IDEAS believes the FEE has reached Technology Readiness Level 4 (TRL 4).