

80 V Automotive Three-Phase MOSFET Driver


FEATURES AND BENEFITS

- 3-phase bridge MOSFET driver
- Bootstrap gate drive for N-channel MOSFET bridge
- Cross-conduction protection with adjustable dead time
- Fixed-frequency buck converter
- Operation at any PWM duty cycle up to and including 100%
- Programmable gate drive strength
- 10 to 80 V supply voltage operating range
- Programmable logic supply regulator controller
- Programmable 3.3 or 5 V CMOS compatible logic I/O
- Two programmable current sense amplifiers
- SPI-compatible serial interface
- Bridge control by direct logic inputs or serial interface
- Programmable control input logic sense
- Extensive programmable diagnostics
- Diagnostic verification
- Safety-assist features
- Automotive AEC-Q100 qualified
- A²-SIL™ product—device features for safety-critical systems*



PACKAGE:

48-pin LQFP with exposed thermal pad (suffix JP)



Not to scale

*The AMT49101 was developed in accordance with ISO 26262:2011 as a hardware safety element out of context with ASIL D capability (pending assessment) for use in automotive safety-related systems when integrated and used in the manner prescribed in the applicable safety application note and datasheet.

DESCRIPTION

The AMT49101 is an N-channel power MOSFET driver capable of controlling MOSFETs connected in a 3-phase bridge arrangement and is specifically designed for 48 V automotive power applications with high-power inductive loads, such as BLDC motors.

A fixed-frequency buck converter provides a regulated gate drive and bootstrap charge voltage over the full supply voltage range from 10 to 80 V. A bootstrap capacitor is used to provide the above-battery supply voltage required for N-channel MOSFETs. The bootstrap charge is maintained by an additional charge pump providing 0-100% PWM with no duty cycle restriction. The AMT49101 also provides a low voltage regulated output suitable for controller or sensor circuits power supply.

Full control over all six power MOSFETs in the 3-phase bridge is provided, allowing motors to be driven with block commutation or sinusoidal excitation. The power MOSFETs are protected from shoot-through by integrated crossover control and optional programmable dead time.

Integrated diagnostics provide indication of multiple internal faults, system faults, and power bridge faults, and can be configured to protect the power MOSFETs under most short-circuit conditions. For safety-critical systems, the integrated diagnostic operation can be verified under control of the serial interface.

Configuration settings can be set, and detailed diagnostic information can be read through the serial interface.

The AMT49101 is supplied in a 48-pin QFP package (suffix JP) with exposed thermal pad. The package is lead (Pb) free with 100% matte-tin leadframe plating.




Figure 1: Typical Application

SELECTION GUIDE

Part Number	Buck Regulator	V _{IO} (V)	Packing	Package
AMT49101KJPTR-A-3	Enabled	3.3	1500 pieces per 13-inch reel	7 mm × 7 mm, 1.6 mm nominal height 48-terminal LQFP with exposed thermal pad
AMT49101KJPTR-A-5	Enabled	5		
AMT49101KJPTR-B-3	Disabled	3.3		
AMT49101KJPTR-B-5	Disabled	5		

Table of Contents

Features and Benefits.....	1	Monitor: Temperature Warning.....	29
Description.....	1	Monitor: VBRG Supply Overvoltage and Undervoltage.....	29
Package.....	1	Monitor: VGS Undervoltage.....	29
Selection Guide.....	2	Monitor: Gate Drive Output State.....	30
Absolute Maximum Ratings.....	3	Monitor: LSS Disconnect.....	30
Thermal Characteristics.....	3	Monitor: Logic Terminal Overvoltage.....	30
Pinout Diagram and Terminal List.....	4	Monitor: VIO Undervoltage.....	30
Functional Block Diagram.....	5	Monitor: ENABLE Watchdog Timeout.....	30
Electrical Characteristics.....	6	Power Bridge and Load Faults.....	32
Sense Amplifier Voltage Definitions.....	13	Bridge: Overcurrent Detect.....	32
Timing Diagrams.....	13	Bridge: Open-Load Detect.....	32
Logic Truth Tables.....	15	Bridge: Bootstrap Capacitor Undervoltage Fault.....	33
Functional Description.....	17	Bridge: MOSFET VDS Overvoltage Fault.....	34
Input and Output Terminal Functions.....	18	Fault Action.....	35
Power Supplies.....	19	Fault Masks.....	36
Buck Regulator Mode.....	19	Diagnostic and System Verification.....	36
External Regulated Supply Mode.....	19	On-Line Verification.....	36
VREG Supply.....	19	Bridge: Phase State Monitor.....	36
VCP Charge Pump Regulator.....	19	Sense Amplifier Disconnect.....	37
VLR Regulator.....	20	Off-Line Verification.....	37
Internal Regulators.....	20	Bridge: Phase Disconnected.....	37
Power-Up Sequence.....	20	Verify: VREG Undervoltage.....	38
Low Supply Voltage Operation.....	20	Verify: VREG Overvoltage.....	38
Low Power Sleep State.....	20	Verify: Temperature Warning.....	38
Gate Drives.....	21	Verify: Overtemperature.....	38
Bootstrap Supply.....	21	Verify: VBRG Supply Overvoltage.....	39
High-Side Gate Drive.....	21	Verify: VBRG Supply Undervoltage.....	39
Low-Side Gate Drive.....	21	Verify: VGS Undervoltage.....	39
Gate Drive Passive Pull-Down.....	22	Verify: Bootstrap Capacitor Undervoltage Fault.....	39
Dead Time.....	22	Verify: MOSFET VDS Overvoltage Fault.....	39
Gate Drive Control.....	23	Verify: LSS Disconnect.....	39
Logic Control Inputs.....	23	Verify: Logic Terminal Overvoltage.....	40
Output Enable / Disable.....	24	Verify: Overcurrent Detect and Sense Amplifier.....	40
Logic Outputs.....	24	Verify: ENABLE Watchdog Timeout.....	40
Current Sense Amplifiers.....	24	Verify: All Gate Drives Off.....	40
Diagnostic Monitors.....	26	Serial Interface.....	41
DIAG Diagnostic Output.....	26	Configuration Registers.....	45
Diagnostic Registers.....	27	Stop-On Fault Registers.....	46
Chip-Level Protection.....	27	Verification Registers.....	46
Chip Fault State: Internal Logic Undervoltage.....	27	Diagnostic Registers.....	46
Chip Fault State: Overtemperature.....	27	Mask Registers.....	46
Chip Fault State: Serial Error.....	28	Control Register.....	47
Chip Fault State: EEPROM.....	28	Status Register.....	47
Chip Fault State: Buck Regulator Fault.....	28	Non-Volatile Memory.....	48
Operational Monitors.....	28	Serial Register Reference.....	49
Monitor: VBB Undervoltage.....	28	Input/Output Structures.....	65
Monitor: VREG Undervoltage and Overvoltage.....	28	Package Outline Drawing.....	66

ABSOLUTE MAXIMUM RATINGS [1][2]

Characteristic	Symbol	Notes	Rating	Unit
Supply Voltage	V_{BB}		-0.3 to 80	V
Between Ground Terminals		Connect GND terminals together at package	-0.1 to 0.1	V
Logic Regulator Control Terminals	V_{LR}, V_{LL}	VLR, VLL	-0.3 to 6	V
Logic Regulator Gate Drive Terminal	V_{LG}	VLG	-0.3 to 6	V
Drive Regulator Terminal	V_{REG}	VREG	-0.3 to 16	V
Buck Switch Terminal	V_{LX}	LX	-1 to 80	V
Bootstrap Pump Capacitor Terminal	V_{CP1}	CP1	-0.3 to $V_{BRG} + 0.3$	V
Bootstrap Pump Capacitor Terminal	V_{CP2}	CP2	$V_{CP1} - 0.3$ to $V_{BRG} + 12$	V
Battery-Compliant Logic Input Terminals	V_{IB}	HA, HB, HC, LA, LB, LC, ENABLE, RESETn	-0.3 to 80	V
Logic Input Terminals	V_I	STRn, SCK, SDI	-0.3 to 6	V
Logic Output Terminals	V_O	SDO, SAL, SBL, SCL	-0.3 to 6	V
Diagnostic Output Terminal	V_{DIAG}	DIAG	-0.3 to 80	V
Sense Amplifier Inputs	V_{CSI}	CSxP, CSxM	-4 to 6.5	V
Sense Amplifier Output	V_{CSO}	CSxO	-0.3 to 6	V
Bridge Drain Monitor Terminal	V_{BRG}	VBRG	-5 to 85	V
Bootstrap Supply Terminals	V_{Cx}	CA, CB, CC	-0.3 to $V_{REG} + 80$	V
High-Side Gate Drive Outputs	V_{GHx}	GHA, GHB, GHC	$V_{Cx} - 16$ to $V_{Cx} + 0.3$	V
		GHA, GHB, GHC (transient) [3]	-18 to $V_{Cx} + 0.3$	V
Motor Phase Terminals	V_{Sx}	SA, SB, SC	$V_{Cx} - 16$ to $V_{Cx} + 0.3$	V
		SA, SB, SC (transient) [3]	-18 to $V_{Cx} + 0.3$	V
Low-Side Gate Drive Outputs	V_{GLx}	GLA, GLB, GLC	$V_{REG} - 16$ to 18	V
		GLA, GLB, GLC (transient) [3]	-8 to 18	V
Bridge Low-Side Source Terminals	V_{LSS}	LSSA, LSSB, LSSC	$V_{REG} - 16$ to 18	V
		LSSA, LSSB, LSSC (transient) [3]	-8 to 18	V
NVM Maximum Programming Junction Temperature	T_{NVM}	Guaranteed by design characterization	85	°C
Ambient Operating Temperature Range	T_A	Limited by power dissipation	-40 to 150	°C
Maximum Continuous Junction Temperature	$T_{J(max)}$		165	°C
Transient Junction Temperature	T_{Jt}	Over temperature event not exceeding 10 seconds, lifetime duration not exceeding 10 hours, guaranteed by design characterization.	180	°C
Storage Temperature Range	T_{stg}		-55 to 150	°C

[1] With respect to GND. Ratings apply when no other circuit operating constraints are present.

[2] Lowercase "x" in terminal names and symbols indicates a variable sequence character.

[3] Not tested in production. Confirmed by design and characterization. Duration less than 1 μ s.

THERMAL CHARACTERISTICS: May require derating at maximum conditions

Characteristic	Symbol	Test Conditions [4]	Value	Unit
JP Package Thermal Resistance	$R_{\theta JA}$	4-layer PCB based on JEDEC standard	23	°C/W
		2-layer PCB with 3.8 in. ² of copper area each side	44	°C/W
	$R_{\theta JP}$		2	°C/W

[4] Additional thermal information available on the Allegro website.

Per visualizzare il catalogo completo siete invitati ad [effettuare il login sul sito](#) oppure ad [effettuare la registrazione gratuita](#).