# CS249r: Acceleration for ML: GPUs, TPUs and FPGAs



## **Course Logistics**

### Assignment - Why, What, How

- Assignment 1
  - **Why**: Vision (Camera) use cases + Dataset generation
  - What: End-to-end ML workflow
  - **How**: Frameworks (Edge Impulse) + Embedded Hardware (Nicla)
- Assignment 2
  - Why: Audio (Microphone) use cases
  - What: ML Pipeline (Data preprocessing + Model optimizations)
  - **How**: NAS (Edge Impulse) + Quantization/Pruning (TFLite)
- Assignment 3 Model development
  - **Why**: Time series (IMU) use cases
  - What: ML frameworks programming (Tensorflow/TFLite/TFLM)
  - How: Bare metal implementation of end-to-end ML workflow
- Assignment 4 Responsible Al
  - Why: Sustainability + Responsibility
  - What: Sustainability-aware system design and safe AI
  - **How**: TinyML Footprint + Adversarial Nibbler

### Assignment 2

- Due tonight 11:59pm
- Any questions?
- Please check out the **#assignment2** slack channel for updates and answers to frequently asked questions


### Assignment 3: Magic Nicla Wand

Due: November 6 at 11:59 pm

**Objective**:

- Explore Tensorflow ecosystem (Tensorflow -> Tensorflow Lite -> Tensorflow Lite Micro)
- Model Optimization (quantization/pruning) using IMU data from Arduino Nicla Vision

Extra Credit: Deployment of model on Nicla



## Scribing (again!)

- Week of topic
  - Meet with Matthew & VJ  $\bigcirc$
  - Create a google doc  $\bigcirc$
  - Share with staff  $\bigcirc$
  - Iterate on rough outline with VJ/Matt  $\bigcirc$
  - After defrom staff, put changes in a  $\bigcirc$ single forked repo
  - Create **one PR** with the entire chapter  $\bigcirc$
  - Classmates will peer review using the  $\bigcirc$ PR

← → C û ê harvard-edge.github.jo/cs249r_book/ û ★ % E ≥ ♥ 0 6 ♥ ♦ ↓ □ TinyML ≥ Harvard ≥ Funding ≥ MLC ≥ Nora ≥ LLMs ۞ 2 ▲ ♠ ♀ ◊ cs249r Book △ LLMx △ CS249r MACHINE LEARNING SYSTEMS	2
MACHINE LEARNING SYSTEMS O 의 소 ~ <~	
	⊭C
<section-header>         FROM TMATTER       For inclusion       The inclusion&lt;</section-header>	0

0

D Resources E Communitie

E Case Studies

African Proverb

This isn't just a static textbook; it's a living, breathing document. We're making it open-source and continually updated to meet the ever-changing

### Scribing

- Grading (20% of your grade)
  - Part 1:
    - i. Paper review 10%
      - Content creation 5%
      - Content curation 5%
  - Part 2
    - Paper presentation 10%
      - References 3%
      - Figures 2%
      - Clarity 5%

• • • 🎸 MACHINE LEARNIN	IG SYSTEM × +		~
$\leftrightarrow$ $\rightarrow$ C $\triangle$ $$ harvard-	edge.github.io/cs249r_book/ 🖞 🛨 🏹 🧮 🗟 🐺 🔘 (	6 🖯 🕈 🖈 🗖	3 :
TinyML Harvard Fund	ing 🗎 MLC 🗎 Nora 🗎 LLMs 🔅 🔯 🗛 🛧 Q 🔗 cs249r Book 🛆 LLMx	🛆 CS249r	30
MACHINE LEARNING S	YSTEMS	0♂ ⊥ - ⊲ - ⊭	C <
FRONT MATTER Preface Dedication Acknowledgements Copyright About the Book MAIN 1 Introduction 2 Embedded Systems 3 Deep Learning Primer 4 Embedded Al 5 Al Workflow 6 Data Engineering 7 Al Frameworks 8 Al Training 9 Efficient Al 10 Model 0 Dimizations 11 Al Acceleration 12 Benchmarking Al 13 On-Device Learning 14 Embedded AlOps 15 Privacy and Security 16 Responsible Al 17 Generative Al	In MAC WARE LIME IN A CONTRACT OF CONTRACT	🛆 CS249r	
<ul><li>18 Al for Good</li><li>19 Sustainable Al</li><li>20 Robust Al</li></ul>	fast-paced world of artificial intelligence within embedded systems. It as an extension of the foundational course, tinyML from CS249r at Harvard University.		
EXERCISES ~ Setup Nicla Vision CV on Nicla Vision References ~	Our aim? To make this book a collaborative effort that brings together insights from students, professionals, and the broader community. We want to create a one-stop guide that dives deep into the nuts and bolts of embedded AI and		
A Tools B Datasets C Model Zoo	its many uses. "If you want to go fast, go alone. If you want to go far, go together." –		

This isn't just a static textbook; it's a living, breathing document. We're making it open-source and continually updated to meet the ever-changing

African Proverb

D Resources

F Case Studies

### Scribing

- Al Frameworks
  - Available as a PR
  - Will be merged soon (EOD or tomorrow)

MACHINE LEARNI	NG SYSTEM X +			~
$\leftarrow$ $\rightarrow$ $C$ $\triangle$ $\triangleq$ harvard-	edge.github.io/cs249r_book/ 🖞 ★ 🏹 🧮	1 <b>V</b>	🞯 🤤 🕈 🗰 🖬	<b>3</b> :
🗎 TinyML 🗎 Harvard 🗎 Fund	ling 🗎 MLC 🗎 Nora 🗎 LLMs 🔅 🔯 🗛 🔩 🛇 cs249r Bo	ook 🔥 LLMx	🛆 CS249r	30
MACHINE LEARNING S	YSTEMS		0♂ ⊥• ⊲• ⊭	C
		uting and onals and onastrained hine ization, uide deep ient neural el didditional terration oractice trables, d aders will systems. dation for	Contents Preface Why We Wrote This Book What You'll Need to Know Book Conventions Want to Help Out? Get in Touch Contributors O Edit this page Report an issue View source	
D Resources E Communities	This isn't just a static textbook; it's a living, breathing document. V	We're		
F Case Studies	the state part of state textbook, it's a traing, breading document.			

making it open-source and continually updated to meet the ever-changing


## Scribing (again!)

- This week (Oct 23)
  - **Review Model optimizations chapter**  $\bigcirc$
- Next week
  - Review On-device learning chapter  $\bigcirc$
  - **Review of Benchmarking Al**  $\bigcirc$

-	jithub.io/cs249r_book/ 🖞 🛧 🏣 🗟 🐨 🕻	
TinyML 🗎 Harvard 🗎 Funding		) 🔮 🖯 🕈 🗯 🖬 💄
	🖹 MLC 🗎 Nora 🗎 LLMs 🔅 🎯 🖪 🛧 🍳 🔗 cs249r Book 🛆 LL	.Mx 💧 CS249r
MACHINE LEARNING SYSTI	MS	0♂⊥- <- ⊭ (
FRONT MATTER       Freface         Preface       for         Dedication       Adsnowledgements         Contributors       dep         Contributors       dep         Copyright       dep         About the Book       the         MAIN       hard         1 Introduction       tage         2 Embedded Systems       acco         3 Deep Learning       net         Primer       acco         4 Embedded AI       com         5 Al Workflow       cha         6 Data Engineering       acco         7 Al Frameworks       acco         9 Efficient AI       and         10 Model       Knon         13 On-Device Learning       Lear         14 Embedded AlOps       FPrivacy and         15 Privacy and       Security         16 Responsible AI       Tim         17 Generative AI       EXECUSES         Setup Nicd Vision       Cur         7 Setup Nicd Vision       Cur         CV on Nicla Vision       Stup	ANS ACHINE LEARNING SYSTEMS Impose The State of the State	Table of contents Preface Why We Wrote This Book What You'll Need to Know Book Conventions Want to Help Out? Get in Touch Contributors O Edit this page Report an issue View source

### Assignment Schedule Updates

- Assignment 2
  - Due: October 23rd (Monday)
- Mid-Project Review
  - Due: October 30th (Monday)
- Assignment 3
  - Due: November 6th (Monday)
- Assignment 4 Part 1
  - Due: November 20th (Monday)
- Assignment 4 Part 2
  - Due: November 27th (Monday)
- Project Presentations
  - Due: December 4th (Monday)
- Final Report
  - Due: December 11th (Monday)



### Projects

Mid-Project Presentation (5 slides/3 mins) – Oct 30th

Oct N	MLOps	Daniel Situnayake, Head of Machine Learning at Edge Impulse	Required • Edge Impulse ( <u>paper</u> ) • Hidden Technical Debt in Machine Learning ( <u>paper</u> ) Optional • Data Cascades in High-Stakes AI ( <u>paper</u> ) • Pytorch RPC ( <u>paper</u> )	None	Mid-Project Review Due
-------	-------	---	--	------	---------------------------

А	В		С		
		Paper Reading Table Leads			
	MLOps	os 👝 💫 Hidden Technical Debt			
Table 1			Vijay Edupuganti		
Table 2			Annie Landefeld		
Table 3			Andrew Bass		
Table 4			Aghyad Deeb		
Table 5		Jared Ni			

### Project Update Slide Template

Put your slides in <u>here</u>


- Add your title slide
- Answer the questions with the template slides
- Stay on time



### **Course Topics**

- 1. Overview and Introduction to Embedded Machine Learning
- 2. Data Engineering
- 3. Embedded Machine Learning Frameworks
- 4. Efficient Model Representation and Compression
- 5. Performance Metrics and Benchmarking of ML Systems
- 6. Learning on the Edge
- 7. Hardware Acceleration for Edge ML: GPUs, TPUs and FPGAs
- 8. Embedded MLOps
- 9. Secure and Privacy-Preserving On-Device ML
- 10. Responsible Al
- 11. Sustainability at the Edge
- 12. Generative AI at the Edge

## **Benchmarking ML Systems**








Grace Hopper Superchip Processor for the Era of Accelerated Computing and Generative Al


NVIDIA GH200







#### AI Chip Landscape



All information contained within this infographic is gathered from the internet and periodically updated, no guarantee is given that the information provided is correct, complete, and up-to-date.













Board	MCU / ASIC	Clock	Memory	Sensors	Radio
Himax WE-I Plus EVB	HX6537-A 32-bit EM9D DSP	400 MHz	2MB flash 2MB RAM	Accelerometer, Mic, Camera	None
Arduino Nano 33 BLE Sense	32-bit nRF52840	64 MHz	1MB flash 256kB RAM	Mic, IMU, Temp, Humidity, Gesture, Pressure, Proximity, Brightness, Color	BLE
SparkFun Edge 2	32-bit ArtemisV1	48 MHz	1MB flash 384kB RAM	Accelerometer, Mic, Camera	BLE
Espressif EYE	32-bit ESP32-DOWD	240 MHz	4MB flash 520kB RAM	Mic, Camera	WiFi, BLE




### Different Systems Applicable to Ethos-U










\* When the dataflow is optimal for a workload; Efficiency can drop under workload change





### TinyML System Stack is Complicated

- Machine learning system stack is **complicated**
- Many different models, datasets, models, frameworks, formats, compilers, libraries, operating systems, targets
- The **cross-product** makes it challenging to decipher system performance



### Apples-to-apples comparison





What task? What model? What dataset? What batch size? What quantization? What software libraries?

...

bench·mark /'ben(t)SHmärk/	
See definitions in:	
All Technology Surveying	
noun	
<ol> <li>a standard or point of reference against which things may be compared "a benchmark case"</li> </ol>	or assessed.
Similar: standard point of reference basis gauge criteri	on specification 🗸
<ol><li>a surveyor's mark cut in a wall, pillar, or building and used as a reference altitudes.</li></ol>	ce point in measuring
verb	
evaluate or check (something) by comparison with a standard. "we are benchmarking our performance against external criteria"	
Definitions from Oxford Languages	Feedbac

#### Use to

• Compare solutions



#### Use to

- Compare solutions
- Inform selection



#### Use to

- **Compare** solutions
- Inform selection
- Measure and track progress



#### Use to

- **Compare** solutions
- Inform selection
- Measure and track progress
- **Raise** the bar, **advance** the field



#### Use to

- Compare solutions
- Inform selection
- Measure and track progress
- Raise the bar, advance the field



#### Requires

• Methodology that is both fair and rigorous

#### Use to

- Compare solutions
- Inform selection
- Measure and track progress
- Raise the bar, advance the field



#### Requires

- **Methodology** that is both fair and rigorous
- **Community** support and consensus

#### Use to

- Compare solutions
- Inform selection
- Measure and track progress
- Raise the bar, advance the field



#### Requires

- **Methodology** that is both fair and rigorous
- **Community** support and consensus

#### Provides

• Standardization of use cases and workloads

#### Use to

- Compare solutions
- Inform selection
- Measure and track progress
- Raise the bar, advance the field



#### Requires

- **Methodology** that is both fair and rigorous
- **Community** support and consensus

- Standardization of use cases and workloads
- **Comparability** across heterogeneous HW/SW systems

#### Use to

- Compare solutions
- Inform selection
- Measure and track progress
- Raise the bar, advance the field



#### Requires

- **Methodology** that is both fair and rigorous
- **Community** support and consensus

- Standardization of use cases and workloads
- **Comparability** across heterogeneous HW/SW systems
- Complex characterization of system compromises

#### Use to

- Compare solutions
- Inform selection
- Measure and track progress
- Raise the bar, advance the field



#### Requires

- **Methodology** that is both fair and rigorous
- **Community** support and consensus

- Standardization of use cases and workloads
- **Comparability** across heterogeneous HW/SW systems
- Complex characterization of system compromises
- Verifiable and Reproducible results

#### Use to

- Compare solutions
- Inform selection
- Measure and track progress
- Raise the bar, advance the field



#### Requires

- Methodology that is both fair and rigorous
- **Community** support and consensus

- Standardization of use cases and workloads
- **Comparability** across heterogeneous HW/SW systems
- Complex characterization of system compromises
- Verifiable and Reproducible results



# MLPerf



Enforce performance result replicability to ensure reliable results



Enforce performance result replicability to ensure reliable results Use representative workloads, reflecting production use-cases

# MLPerf







# MLPerf

Enforce performance result replicability to ensure reliable results Use **representative workloads**, reflecting production use-cases

Encourage innovation to improve the state-of-the-art of ML









Enforce performance result replicability to ensure reliable results Use **representative workloads**, reflecting production use-cases Encourage innovation to improve the state-of-the-art of ML



Accelerate progress in ML via fair and useful measurement









Enforce performance result replicability to ensure reliable results Use **representative workloads**, reflecting production use-cases

Encourage innovation to improve the state-of-the-art of ML



Accelerate progress in ML via fair and useful measurement ss in Serve both the eful commercial and research communities

# MLPerf







Enforce performance result replicability to ensure reliable results Use **representative workloads**, reflecting production use-cases

Encourage innovation to improve the state-of-the-art of ML



Accelerate progress in ML via fair and useful measurement Serve both the

research

communities



Keep **benchmarking affordable** so that all can participate

# Wide Array of ML Tasks

Task Category	Use Case
Audio	Audio Wake Words Context Recognition Control Words Keyword Detection
Image	Visual Wake Words Object Detection Gesture Recognition Object Counting Text Recognition
Physiological / Behavioral Metrics	Segmentation Anomaly Detection Forecasting Activity Detection
Industry Telemetry	Sensing Predictive Maintenance Motor Control

## Wide Array of ML Tasks

Task Category	Use Case	Model Type
Audio	Audio Wake Words Context Recognition Control Words Keyword Detection	DNN CNN RNN LSTM
Image	Visual Wake Words Object Detection Gesture Recognition Object Counting Text Recognition	DNN CNN SVM Decision Tree KNN Linear
Physiological / Behavioral Metrics	Segmentation Anomaly Detection Forecasting Activity Detection	DNN Decision Tree SVM Linear
Industry Telemetry	Sensing Predictive Maintenance Motor Control	DNN Decision Tree SVM Linear Naive Bayes

## Wide Array of ML Tasks

Task Category	Use Case	Model Type	Datasets
Audio	Audio Wake Words Context Recognition Control Words Keyword Detection	DNN CNN RNN LSTM	Speech Commands Audioset ExtraSensory Freesound DCASE
Object Counting Text Recognition		DNN CNN SVM Decision Tree KNN Linear	Visual Wake Words CIFAR10 MNIST ImageNet DVS128 Gesture
Physiological / Behavioral Metrics	Segmentation Anomaly Detection Forecasting Activity Detection	DNN Decision Tree SVM Linear	Physionet HAR DSA Opportunity
Industry Telemetry	Sensing Predictive Maintenance Motor Control	DNN Decision Tree SVM Linear Naive Bayes	UCI Air Quality UCI Gas UCI EMG NASA's PCoE

Big Questions	Inference
1. Benchmark definition	What is the definition of a benchmark task?

Big Questions	Inference
1. Benchmark definition	What is the definition of a benchmark task?
2. Benchmark selection	Which benchmark task to select?


Big Questions	Inference		
1. Benchmark definition	What is the definition of a benchmark task?		
2. Benchmark selection	Which benchmark task to select?		
3. Metric definition	What is the measure of "performance" in ML systems?		

Big Questions	Inference		
1. Benchmark definition	What is the definition of a benchmark task?		
2. Benchmark selection	Which benchmark task to select?		
3. Metric definition	What is the measure of "performance" in ML systems?		
4. Implementation equivalence	How do submitters run on different hardware/software systems?		


Big Questions	Inference
1. Benchmark definition	What is the definition of a benchmark task?
2. Benchmark selection	Which benchmark task to select?
3. Metric definition	What is the measure of "performance" in ML systems?
4. Implementation equivalence	How do submitters run on different hardware/software systems?
5. Issues with optimizations	Quantization, calibration, and/or retraining?

Big Questions	Inference
1. Benchmark definition	What is the definition of a benchmark task?
2. Benchmark selection	Which benchmark task to select?
3. Metric definition	What is the measure of "performance" in ML systems?
4. Implementation equivalence	How do submitters run on different hardware/software systems?
5. Issues with optimizations	Quantization, calibration, and/or retraining?
6. Results	Do we normalize and/or summarize results?


# MLPerf "Tiny" Tasks



# MLPerf "Tiny" Tasks









Problem definition Dataset selection (public domain) Model selection Model trai code	ng Derive "Tiny" version: Quantization implementation		Example benchmark run
--	---	--	--------------------------




































## Metrics



## Metrics



# V1.0 Results


## mlcommons.org/en/inference-tiny-10

Submitter	Board Name	SoC Name	Processor(s) & Number	Accelerator(s) & Number
Greenwaves Technologies	GAP9 EVK	GAP9	RISC-V Core (1+9)	NE16 (1)
Greenwaves Technologies	GAP9 EVK	GAP9	RISC-V Core (1+9)	NE16 (1)
OctoML	NRF5340DK	nRF5340	Arm® Cortex®-M33	
OctoML	NUCLEO-L4R5ZI	STM32L4R5ZIT6U	Arm® Cortex®-M4	
OctoML	NUCLEO-L4R5ZI	STM32L4R5ZIT6U	Arm® Cortex®-M4	
Plumerai	B_U585I_IOT02A	STM32U585	Arm® Cortex®-M33	
Plumerai	CY8CPROTO-062-4343w	PSoC 62 MCU	Arm® Cortex®-M4	
Plumerai	DISCO-F746NG	STM32F746	Arm® Cortex®-M7	
Plumerai	NUCLEO-L4R5ZI	STM32L4R5ZIT6U	Arm® Cortex®-M4	
Silicon Labs	xG24-DK2601B	EFR32MG24	Arm® Cortex®-M33	Silicon Labs MVP(1) (78 MHz, 1.8V)
STMicroelectronics	NUCLEO-H7A3ZI-Q	STM32H7A3ZIT6Q	Arm® Cortex®-M7	
STMicroelectronics	NUCLEO-L4R5ZI	STM32L4R5ZIT6U	Arm® Cortex®-M4	
STMicroelectronics	NUCLEO-U575ZI-Q	STM32U575ZIT6Q	Arm® Cortex®-M33	
Syntiant	NDP9120-EVL	NDP120	M0 + HiFi	Syntiant Core 2 (98MHz, 1.1V)
Syntiant	NDP9120-EVL	NDP120	M0 + HiFi	Syntiant Core 2 (30MHz, 0.9V)
	*	·		
Qualcomm Innovation Center	Next Generation Snapdragon Mobile Platform HDK	Next Generation Snapdragon Mobile Platform	Qualcomm Kryo CPU(1)	Qualcomm Sensing Hub(1)

## Select Keyword Spotting Results

Submitter	Sec	Appelorator	A	Latanay (mC)	
Submitter	SoC	Accelerator	Accuracy	Latency (mS)	Energy (uJ)
Syntiant	NDP120	Syntiant Core 2	90%	1.48	43.8
STMicroelectronics	STM32U575ZIT6Q	None	90%	44.2	1138.5


# **FPGA Energy Configuration**



#### Source:

#### Hardware Lottery Problem

Chu, Grace, et al. "Discovering multi-hardware mobile models via architecture search." Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition. 2021.




Emerging TinyML Use Cases

#### **Example: Smart shoes**

- Kicking
- Penalty kicking
- Passing

...

• Dribbling




Emerging TinyML Use Cases

#### **Example: Augmented Reality**

- Eye tracking
- Hand tracking
- Computer vision
- Superresolution



#### Toward Emerging Multi-DNN Models



- Back-to-back execution
- Execution dependency

#### **Toward Emerging Multi-DNN Models**

#### Pipelined DNNs



Keyword Spotting Speech Processing

- Back-to-back execution
- Execution dependency


Concurrent DNNs






- Concurrent execution
- Execution deadline

#### **Toward Emerging Multi-DNN Models**



- Back-to-back execution
- Execution dependency



- Concurrent execution
- Execution deadline

• Challenges from both pipelined and concurrent







Enforce performance result replicability to ensure reliable results Use **representative workloads**, reflecting production use-cases

Encourage innovation to improve the state-of-the-art of ML





Accelerate progress in ML via fair and useful measurement Serve both the commercial and research communities





Keep **benchmarking affordable** so that all can participate


# MLPerf











#### MLPerf Inference Bei

202

Ct

C

3

\_

C

SS

44

0062

2207

arXiv

Each ML sy

model's function

specific, and th

To quantify the

Vijav Janapa Reddi,\* Christine Cheng,† David Ka Guenther Schmuelling,¶ Carole-Jean Wu, Brian Andersc Mark Charlebois,<sup>††</sup> William Chou,<sup>††</sup> Ramesh Chukka,<sup>†</sup> Co Pan Deng, XVIII Greg Diamos, XI Jared Duke, S Dave Fick, XII J. S Sachin Idgunji,\*\* Thomas B. Jablin,§ Jeff Jiao,\*\* Tom St David Lee, vi Jeffery Liao, vi Anton Lokhmotov, vi Franci Paulius Micikevicius,\*\* Colin Osborne,<sup>xix</sup> Gennady Pekhimenko, Dilip Sequeira,\*\* Ashish Sirasao,\*\*i Fei Sun,\*\*iii Hanlin T Frank Wei,<sup>xxv</sup> Ephrem Wu,<sup>xxi</sup> Lingjie Xu,<sup>xxviii</sup> Koichi George Yuan.\*\* Aaron Zhong," Peizhao Zhang,

\*Harvard University †Intel ‡Real World Insights §Google ¶Microsoft <sup>‡‡</sup>Stanford University <sup>x</sup>Myrtle <sup>xi</sup>Landing AI <sup>xii</sup>Mythic <sup>xiii</sup>Advanta <sup>xv</sup> Alibaba T-Head <sup>xvi</sup> Facebook (formerly at MediaTek) <sup>xvii</sup> OPPO (form University of Toronto & Vector Institute xxi Xilinx Xiii Tesla xxiv Centaur Technology xxv Alibaba Cloud xxvi General Motors xxvii Tencent

Ċ Abstract-Machine-learning (ML) hardware and software sysof use cases by tem demand is burgeoning. Driven by ML applications, the ware. Estimates number of different ML inference systems has exploded. Over specialized infe 100 organizations are building ML inference chips, and the 20 companies a systems that incorporate existing models span at least three orders of magnitude in power consumption and five orders of trading off later magnitude in performance; they range from embedded devices to data-center solutions. Fueling the hardware are a dozen or result is many more software frameworks and libraries. The myriad combina-Ó data sets, fram tions of ML hardware and ML software make assessing MLinference engin system performance in an architecture-neutral, representative, in performance ne and reproducible manner challenging. There is a clear need for industry-wide standard ML benchmarking and evaluation including but n criteria. MLPerf Inference answers that call. In this paper, we tion, object det present our benchmarking method for evaluating ML inference automatic speed systems. Driven by more than 30 organizations as well as more 0 dations. Even f than 200 ML engineers and practitioners, MLPerf prescribes a Xiv:16 many ML mod set of rules and best practices to ensure comparability across systems with wildly differing architectures. The first call for of scenarios fre submissions garnered more than 600 reproducible inferencecontinuously a performance measurements from 14 organizations, representing multiple camer over 30 systems that showcase a wide range of capabilities. The ar ML tasks have submissions attest to the benchmark's flexibility and adaptability. time processing

#### Index Terms-Machine Learning, Inference, Benchmarking

#### I. INTRODUCTION

Machine learning (ML) powers a variety of applications that is architect from computer vision ([20], [18], [34], [29]) and natural-Both academ language processing ([50], [16]) to self-driving cars ([55], [6]) ML inference and autonomous robotics [32]. Although ML-model training AIMatrix [3], H has been a development bottleneck and a considerable ex- industry, as wel pense [4], inference has become a critical workload. Models and DAWNBer can serve as many as 200 trillion queries and perform over substantial con-6 billion translations a day [31]. To address these growing developed with computational demands, hardware, software, and system designers. As a r velopers have focused on inference performance for a variety machine learning

#### **MLPerf Tiny Benchmark**

2020

May

6

Colby Banbury\* Vijay Janapa Reddi\* Peter Torelli<sup>†</sup> Jeremy Holleman Csaba Kiraly<sup>¶</sup>Pietro Montino\* David Kanter\*\* Sebastian Ahmed<sup>††</sup> Urmish Thakker<sup>I</sup> Antonio Torrini<sup>II</sup> Peter Warden<sup>§</sup> Jay Cordaro <sup>‡</sup>Giusen Javier Duarte<sup>IV</sup> Stephen Gibellini<sup>‡</sup> Videet Parekh<sup>V</sup> Honson Tran<sup>V</sup> Niu Wenxu<sup>VII</sup> Xu Xuesong<sup>VII</sup> Abstract Advancements in ultra-low-power tiny machine learning (TinyM promise to unlock an entirely new class of smart applications. Ho tinued progress is limited by the lack of a widely accepted and easily r benchmark for these systems. To meet this need, we present MLPe first industry-standard benchmark suite for ultra-low-power tiny machi systems. The benchmark suite is the collaborative effort of more th nizations from industry and academia and reflects the needs of the

MLPerf Tiny measures the accuracy, latency, and energy of machi inference to properly evaluate the tradeoffs between systems. Additiona Tiny implements a modular design that enables benchmark submitters benefits of their product, regardless of where it falls on the ML deploy in a fair and reproducible manner. The suite features four benchmark spotting, visual wake words, image classification, and anomaly detect

#### 1 Introduction

Machine learning (ML) inference on the edge is an increasingly attractive prospe for increasing energy efficiency [4], privacy, responsiveness, and autonomy of far, the field edge ML has predominantly focused on mobile inference, but in have been major strides towards expanding the scope of edge ML to ultra The field, known as "TinvML" [1], achieves ML inference under a milliWatt the traditional power barrier preventing widely distributed machine intellige inference on-device, and near-sensor, TinvML enables greater responsivenes avoiding the energy cost associated with wireless communication, which at th than that of compute [5]. Furthermore, the efficiency of TinyML enables a cla powered, always-on applications that can revolutionize the real-time collectic data. Deploying advanced ML applications at this scale requires the co-optimization of the scale requires the co-optimization of the scale requires the co-optimization of the scale requires the scale req the ML deployment stack to achieve the maximum efficiency. Due to this comp

#### **DataPerf: Benchmarks for Data-Centric AI Development**

Mark Mazumder<sup>1</sup>, Colby Banbury<sup>1</sup>, Xiaozhe Yao<sup>2</sup>, Bojan Karlaš<sup>2</sup>, William Gaviria Rojas<sup>3</sup>, Sudnya Diamos<sup>3</sup>, Greg Diamos<sup>4</sup>, Lynn He<sup>5</sup>, Alicia Parrish<sup>9</sup>, Hannah Rose Kirk<sup>18</sup>, Jessica Quaye<sup>1</sup>, Charvi Rastogi12, Douwe Kiela10,22, David Jurado7,21, David Kanter7, Rafael Mosquera7 Juan Ciro<sup>7,21</sup>, Lora Aroyo<sup>9</sup>, Bilge Acun<sup>8</sup>, Lingjiao Chen<sup>10</sup>, Mehul Smriti Raje<sup>3</sup>, Max Bartolo<sup>17,20</sup>, Sabri Evuboglu<sup>10</sup>, Amirata Ghorbani<sup>10</sup>, Emmett Goodman<sup>10</sup>, Oana Inel<sup>19</sup>, Tarig Kane<sup>3,9</sup>, Christine R, Kirkpatrick<sup>11</sup>, Tzu-Sheng Kuo<sup>12</sup>, Jonas Mueller<sup>13</sup>, Tristan Thrush<sup>10</sup>, Joaquin Vanschoren14, Margaret Warren15, Adina Williams8, Serena Yeung10, Newsha Ardalani8, Praveen Paritosh7, Lilith Bat-Leah7, Ce Zhang2, James Zou10, Carole-Jean Wu8, Cody Coleman3, Andrew Ng4,5,10, Peter Mattson9, and Vijay Janapa Reddi1

<sup>1</sup>Harvard University, <sup>2</sup>ETH Zurich, <sup>3</sup>Coactive.AI, <sup>4</sup>Landing AI, <sup>5</sup>DeepLearning.AI, <sup>7</sup>MLCommons, <sup>8</sup>Meta, <sup>9</sup>Google, <sup>10</sup>Stanford University, <sup>11</sup>San Diego Supercomputer Center, UC San Diego, <sup>12</sup>Carnegie Mellon University, <sup>13</sup>Cleanlab, <sup>14</sup>Eindhoven University of Technology, <sup>15</sup>Institute for Human and Machine Cognition, <sup>16</sup>Kaggle, <sup>17</sup>Cohere, <sup>18</sup>University of Oxford, <sup>19</sup>University of Zurich, <sup>20</sup>University College London, <sup>21</sup>Factored, <sup>22</sup>Contextual AI

#### Abstract

Machine learning research has long focused on models rather than datasets, and prominent datasets are used for common ML tasks without regard to the breadth. difficulty, and faithfulness of the underlying problems. Neglecting the fundamental importance of data has given rise to inaccuracy, bias, and fragility in real-world applications, and research is hindered by saturation across existing dataset benchmarks. In response, we present DataPerf, a community-led benchmark suite for evaluating ML datasets and data-centric algorithms. We aim to foster innovation in data-centric AI through competition, comparability, and reproducibility. We enable the ML community to iterate on datasets, instead of just architectures, and we provide an open, online platform with multiple rounds of challenges to support this iterative development. The first iteration of DataPerf contains five benchmarks covering a wide spectrum of data-centric techniques, tasks, and modalities in vision, speech, acquisition, debugging, and diffusion prompting, and we support hosting new contributed benchmarks from the community. The benchmarks, online evaluation platform, and baseline implementations are open source, and the MLCommons Association will maintain DataPerf to ensure long-term benefits to academia and industry.


#### 1 Introduction


Machine learning research has overwhelmingly focused on improving models rather than on improving datasets. Large public datasets such as ImageNet [14], Freebase [7], Switchboard [22], and SOuAD [44] serve as compasses for benchmarking model performance. Consequently, researchers eagerly adopt the largest existing dataset without fully considering its breadth, difficulty and fidelity to the underlying problem. Critically, better data quality [2] is increasingly necessary to improve generalization, avoid bias, and aid safety in data cascades [48]. Without high-quality training data models can exhibit performance discrepancies leading to reduced accuracy and persistent fairness


37th Conference on Neural Information Processing Systems (NeurIPS 2023) Track on Datasets and Benchmarks.


<sup>\*</sup>Harvard University, <sup>†</sup>EEMBC, <sup>‡</sup>Syntiant <sup>||</sup>UNC Charlotte <sup>§</sup>Google <sup>¶</sup>Digital \*\*MLCommons <sup>††</sup>Qualcomm <sup>‡‡</sup>STMicroelectronics <sup>1</sup>SambaNova Systems <sup>11</sup>Silicon Lab VLatent AI VI Fermilab VII Peng Cheng Labs


# Paper Discussions















**Agile Design Methodology** 









### **Related Works**

	Open Source	Full Stack	Full SoC	Tightly Coupled/ Specialized ISA	Fine-Grained Accelerated ML Ops	Hardware & Engineer In-The-Loop	Stock Compiler	Automated CPU↔Accelerator Design Space Exploration	TinyML Focus
CFU Playground	1	1	1	1	1	×	1	1	<ul> <li>Image: A second s</li></ul>
Chipyard [20]	1	1	1	1	1	1	1	×	×
Centrifuge [21]	1	1	1	1	×	<ul> <li>Image: A set of the set of the</li></ul>	×	×	×
Embedded Scalable Platform [22]	1	1	1	×	×	<ul> <li>Image: A set of the set of the</li></ul>	1	×	×
Gemmini [23]	1	1	1	×	×	×	1	×	×
hls4ml [24]	1	×	1	×	×	×	×	×	1
Deepburning [25]	1	1	1	×	×	×	×	×	×
DNN-Weaver [26]	<ul> <li>Image: A second s</li></ul>	1	×	1	×	×	×	×	×
DNN-Builder [27]	1	1	×	×	×	×	×	×	×
FINN [28]	1	×	×	×	×	×	×	×	×

TABLE III: Comparison of CFU Playground with open-source toolchains supporting custom hardware design for ML workloads. CFU Playground focuses on *open-source* development across the *full system* stack, while providing varying levels of flexibility for hardware and software (co-)design.

### Accelerating TinyML on FPGAs





MCUs: KBs of RAM, Fixed/slow processor


Specialized Hardware Customization (on FPGAs)

#### Real World Use Case




**Chromebook Sensor Designed with CFU Playground** 


### **CFU Playground**




## **CFU Playground**





### Custom Function Units (CFU)




Acceleration via Custom Function Unit (CFU)











#### **CFU Software Interface**




### **CFU Software Interface**



Custom instruction macros intermix with plain C code t1 = \*x; t2 = cfu\_op(0, 0, t1, b); t3 = cfu\_op(1, 0, t2, b); \*x = t3;

### **CFU Software Interface**




Custom instruction macros intermix with plain C code t1 = \*x;  $t2 = cfu_op(0, 0, t1, b);$   $t3 = cfu_op(1, 0, t2, b);$  \*x = t3;Compiled and disassembled: 400001a0: 00812783 lw a5,8(sp)

100001001	00012/05			
400001a4:	00d7878b	cfu[0,0]	a5, a5, a	3
400001a8:	00d7978b	cfu[0,1]	a5, a5, a3	3
400001ac:	00f12423	SW	a5,8(sp)	


#### No overhead!

# **ML Deployment Framework**



const int32 t input offset = params.input offset; // r = s(q - Z)for (int batch = 0; batch < batches; ++batch) {</pre> for (int out y = 0; out y <output height; ++out y) { const int in\_y\_origin = (out\_y \* stride\_height) - pad\_height; for (int out x = 0; out x <output width; ++out x) { const int in x origin = (out x \* stride width) - pad width; for (int out channel = 0; out channel < output depth; ++out channel) {</pre> int32 t acc = 0;for (int filter\_y = 0; filter\_y < filter\_height; ++filter\_y) {</pre> const int in y = in y origin + dilation height factor \* filter y; for (int filter\_x = 0; filter\_x < filter\_width; ++filter\_x) {</pre> const int in x = in x origin + dilation width factor \* filter x; // Zero padding by omitting the areas outside the image. const bool is point inside image =  $(in x \ge 0)$  & (in x < input width) &  $(in y \ge 0)$  & (in y < input height);</pre> if (!is point inside image) { continue; for (int in channel = 0; in channel < input depth; ++in channel) {</pre> int32\_t input\_val = input\_data[Offset(input\_shape, batch, in\_y, in\_x, in\_channel)]; int32 t filter val = filter data[Offset( filter\_shape, out\_channel, filter\_y, filter\_x, in\_channel)]; acc += filter val \* (input val + input offset); (use acc)

## **Accelerated Kernels**



const int32\_t input\_offset = params.input\_offset; // r = s(q - Z) // CFU: copy input\_offset into the CFU cfu\_init\_offset(input\_offset);

```
for (int batch = 0; batch < batches; ++batch) {
  for (int out_y = 0; out_y < output_height; ++out_y) {
    const int in_y_origin = (out_y * stride_height) - pad_height;
    for (int out_x = 0; out_x < output_width; ++out_x) {
        const int in_x_origin = (out_x * stride_width) - pad_width;
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {</pre>
```

#### //int32\_t acc = 0; // CFU: set the CFU internal acc to ZERO cfu clear acc();


. . .

for (int filter\_y = 0; filter\_y < filter\_height; ++filter\_y) {
 const int in\_y = in\_y\_origin + dilation\_height\_factor \* filter\_y;
 for (int filter\_x = 0; filter\_x < filter\_width; ++filter\_x) {
 const int in\_x = in\_x\_origin + dilation\_width\_factor \* filter\_x;
 }
}</pre>

```
// acc += filter_val * (input_val + input_offset);
// CFU: add-multiply-accumulate in the CFU
cfu_macc_with_offset(filter_val, input_val);
```

```
// CFU: retrieve final acc value from the CFU
int32_t acc = cfu_get_acc();
```


# Hardware In-The-Loop






**Diverse Family of FPGA Boards** 

# Hardware In-The-Loop






**Diverse Family of FPGA Boards** 

### Hardware In-The-Loop MLPerf Tiny Software Kernels Model Profiling **RISC-V** Compiler **Cycle Counters** Gateware LiteX F4PGA / Yosys+Nextpnr / Vivado / Radiant

Hardware	LiteX Supported FPGA board	Re	Resource Monitoring	
	Deploy	Profile	Optimize	




**Diverse Family of FPGA Boards** 











### Start with Software Optimizations!













**Image Classification on Arty** 



#### **Image Classification on Arty**



#### **Image Classification on Arty**



#### **Image Classification on Arty**



2x speedup from SW Optimizations

#### **Image Classification on Arty**



Total 55x speedup in 5 weeks

# Human Presence Sensor

### • In Chromebook:

 An isolated camera+ML subsystem embedded in the display bezel

### • User features:

- Keep awake while present
- Dim on leave
- Wake on approach
- Eavesdropper warning




## **FPGA Acceleration for Keyword Spotting**





**FOMU FPGA** 

## **FPGA Acceleration for Keyword Spotting**





## 75× speedup on model inference

### How it started:

Running MLCommons Tiny V0.1 Keyword Spotting Error\_reporter OK! Input: 490 bytes, 4 dims: 1 49 10 1

Tests for kws model

0: Run with "down" input 1: Run with "go" input 2: Run with "left" input g: Run golden tests (check for expected outputs) x: eXit to previous menu kws>

### How it's going:


Running MLCommons Tiny V0.1 Keyword Spotting Error\_reporter OK! Input: 490 bytes, 4 dims: 1 49 10 1

Tests for kws model

0: Run with "down" input 1: Run with "go" input 2: Run with "left" input g: Run golden tests (check for expected outputs) x: eXit to previous menu kws>

## **FPGA Acceleration for Keyword Spotting**


#### **Keyword Spotting on FOMU**



75x speedup in under 4 weeks


# **Design Space Exploration**

(CFU) Accelerator vs (Soft) CPU




# (Manual) Design Space Exploration


(CFU) Accelerator vs (Soft) CPU




Repeat


(CFU) Accelerator vs (Soft) CPU








(CFU) Accelerator vs (Soft) CPU









































# Key Takeaways

- 1. Full-stack framework that integrates open-source tools to facilitate community-driven research.
- 2. Agile methodology to iteratively design and evaluate tightly-coupled, bespoke TinyML accelerators.
- Unique model-specific resource allocation trade-offs between CFU, CPU, and memory.
- **4.** Automated design space exploration of the CPU paired with a CFU using Vizier.

#### CFU Playground: Full-Stack Open-Source Framework for Tiny Machine Learning (TinyML) Acceleration on FPGAs

Shvetank Prakash<sup>\*</sup> Tim Callahan<sup>†</sup> Joseph Bushagour<sup>§</sup> Colby Banbury<sup>\*</sup> Alan V. Green<sup>†</sup> Pete Warden<sup>7</sup> Tim Ansell<sup>†</sup> Vijay Janapa Reddi<sup>\*</sup> \*Harvard University <sup>†</sup>Google <sup>§</sup>Purdue University <sup>7</sup>Stanford University

Abstract-Need for the efficient processing of neural networks has given rise to the development of hardware accelerators. The increased adoption of specialized hardware has highlighted the need for more agile design flows for hardware-software co-design and domain-specific optimizations. In this paper, we present CFU Playground- a full-stack open-source framework that enables rapid and iterative design and evaluation of machine learning (ML) accelerators for embedded ML systems. Our tool provides a completely open-source end-to-end flow for hardwaresoftware co-design on FPGAs and future systems research. This full-stack framework gives the users access to explore experimental and bespoke architectures that are customized and co-optimized for embedded ML. Our rapid, deploy-profileoptimization feedback loop lets ML hardware and software developers achieve significant returns out of a relatively small investment in customization. Using CFU Playground's design and evaluation loop, we show substantial speedups between 55× and 75×. The soft CPU coupled with the accelerator opens up a new. rich design space between the two components that we explore in an automated fashion using Vizier, an open-source black-box optimization service.

#### I. INTRODUCTION

Tiny machine learning (TinyML) is a fast-growing field at the intersection of ML algorithms and low-cost embedded systems. It enables on-device sensor data analytics (vision, audio, IMU, etc.) at ultra-low-power consumption. Processing data close to the sensor allows for an expansive new variety of always-on ML use-cases that preserve bandwidth, latency, and energy while improving responsiveness and maintaining privacy [1]. Given the need for energy efficiency when running ML on these embedded platforms, custom processor support and hardware accelerators for such systems could present the needed solutions. However, the field of ML is still in its infancy and fast-changing. Thus, it is desirable to avoid a massive non-recurring engineering (NRE) cost upfront, especially for low-cost embedded ML systems. Building ASICs is both costly and time-consuming. Moreover, since embedded systems are often task-specific, there is an opportunity to avoid general-purpose ML accelerators and instead explore task and model-specific ML acceleration methods. This setting presents the need for an agile design space exploration tool that allows us to adapt to the changing landscape of ML and hardware.

To enable holistic hardware-software co-design and evaluation of domain-specific performance optimizations easily, **CFU Playground** 




Fig. 1: CFU Playground allows users to design and evaluate model-specific ML enhancements to a "soft" CPU core. The Playground is wrapped around Vizier, an open-source blackbox optimization service, to enable ML-driven design space exploration.

we present CFU Playground.1 It is a full-stack open-source framework for iteratively (deploy-profile-optimize) exploring the design space of lightweight accelerators in an agile manner (Figure 1). The framework is unique in that it couples together various open-source software (TensorFlow Lite Micro/TFLM, GCC), open-source RTL generation IP and toolkits (LiteX, VexRiscy, Migen, Amaranth), and open-source FPGA tools for synthesis, place, and route (yosys, nextpnr, F4PGA/SymbiFlow, etc.). By using open source for the entire stack, we enable the end-user to customize and co-optimize hardware and software, resulting in a specialized solution unencumbered by potential licensing restrictions and not tied to a particular FPGA, board, or vendor. CFU Playground vields large returns out of a relatively small investment in customized hardware and is useful for the long tail of lowvolume applications.

Yet another novelty of CFU Playground is in its *ability to* design custom function units (CFUs) for distinct ML operations. CFUs represent a novel design space that balances ac-

<sup>1</sup>CFU Playground is available at www.github.com/google/CFU-Playground.

979-8-3503-9739-0/23/\$31.00 ©2023 IEEE DOI 10.1109/ISPASS57527.2023.00024

# Paper Discussions

Why are we reading these papers?

What are the important things we learn from these papers?

What can we compare and contrast with these papers?

# **Guest Speaker**

### Hardik Sharma

Hardik is the Director of Hardware Engineering at Bigstream. His research interests are domain specific hardware architectures for accelerating machine learning. He led the development of the first open-source FPGA-based hardware acceleration stack for DNNs at Georgia Tech.



<u>Website</u>

#### **Google Scholar**