

# 4.5 Ω R<sub>ON</sub>, 1.8 V Logic-Compatible Quad SPDT Switch

#### **FEATURES**

- ▶ 4.5 Ω typical on resistance for +5 V to −8 V supply at 25°C
- ▶ 1.2 Ω on-resistance flatness for +5 V to −8 V supply at 25°C
- ▶ Up to 346 mA continuous current
- ▶ Fully specified
  - $V_{DD} = +5 V \pm 10\%$
  - $V_{SS} = -4.5 \text{ V to } -8.8 \text{ V}$
- No V₁ supply required
- ▶ 1.8 V logic-compatible inputs
- ► Rail-to-rail operation
- ▶ 20-lead, 4 mm × 4 mm LFCSP

#### **APPLICATIONS**

- LDMOS power amplifier gate drive
- ▶ GaN power amplifier gate drive
- Communication systems
- Automatic test equipment
- ▶ Data acquisition systems
- ▶ Sample-and-hold systems

#### **GENERAL DESCRIPTION**

The ADG1534 contains four independent SPDT switches. An  $\overline{\text{EN}}$  input on the ADG1534 is used to enable or disable the device. When disabled, all channels are high impedance. The digital inputs, INx, are 1.8 V logic-compatible and suitable for low voltage logic controls.

The ADG1534 is fully specified at  $V_{DD}$  = +5 V ± 10% and  $V_{SS}$  = -4.5 V to -8.8 V for applications that require asymmetrical supplies. The ultra-low on resistance and on-resistance flatness of the switches makes it an ideal solution for data acquisition and gain switching applications, where low distortion is critical. The construction ensures ultra-low power dissipation, making the device ideally-suited for portable and battery-powered instruments.

The switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All channels exhibit a break-before-make switching action that prevents momentary shorting when switching channels.

### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1. Functional Block Diagram

#### PRODUCT HIGHLIGHTS

- 1.  $8 \Omega$  maximum on resistance over temperature.
- 2. Minimum distortion.
- 3. 1.8 V logic-compatible digital inputs.
- **4.** No logic power supply (V<sub>I</sub>) required.
- 5. 20-lead, 4 mm × 4 mm LFCSP.

## **TABLE OF CONTENTS**

<sup>=</sup> eatures	1	ESD Caution	5
Applications	1	Pin Configuration and Function Descriptions	6
General Description	1	Typical Performance Characteristics	7
Functional Block Diagram	1	Test Circuits	10
Product Highlights		Terminology	13
Specifications		Applications Information	14
Dual Supply	3	Power Amplifier Gate Drive	14
Continuous Current Per Channel, SxA, SxB,		Power Supply Rails	14
or Dx	4	Power Supply Recommendations	14
Absolute Maximum Ratings	5	Outline Dimensions	15
Thermal Resistance		Ordering Guide	15
Electrostatic Discharge (ESD) Ratings	5	Evaluation Boards	15

# **REVISION HISTORY**

10/2023—Revision 0: Initial Version

analog.com Rev. 0 | 2 of 15

## **SPECIFICATIONS**

# **DUAL SUPPLY**

 $V_{DD}$  = +5 V ± 10%,  $V_{SS}$  = -4.5 V to -8.8 V, and GND = 0 V, unless otherwise noted.

Table 1. Dual Supply Specifications

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					V <sub>DD</sub> = +4.5 V, V <sub>SS</sub> = -7.2 V
Analog Signal Range			$V_{DD}$ to $V_{SS}$	V	
On Resistance, R <sub>ON</sub>	4.5			Ω typ	Source voltage $(V_S) = V_{SS}$ to $V_{DD}$ , source current $(I_S) = -10$ mA, see Figure 17
	5	7	8	Ω max	
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.12			Ω typ	$V_S = V_{SS}$ to $V_{DD}$ , $I_S = -10$ mA
	0.3	0.35	0.4	Ω max	
On-Resistance Flatness, R <sub>FLAT(ON)</sub>	1.2			Ω typ	$V_S = V_{SS}$ to $V_{DD}$ , $I_S = -10$ mA
	1.4	1.7	2.0	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -8.8 \text{ V}$
Source Off, I <sub>S</sub> (Off)	±0.01			nA typ	$V_S$ and drain voltage ( $V_D$ ) = +4.5 V to -7.8 V, see Figure 18
	±10	±12	±30	nA max	
Drain Off, I <sub>D</sub> (Off)	±0.02			nA typ	$V_S$ and $V_D$ = +4.5 V to -7.8 V, see Figure 18
	±10	±12	±30	nA max	
Drain Channel On, $I_D$ (On), Source Channel On, $I_S$ (On)	±0.02			nA typ	$V_S$ and $V_D$ = +4.5 V to -7.8 V, see Figure 19
	±10	±12	±30	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			1.3	V min	
Input Low Voltage, V <sub>INL</sub>			0.5	V max	
Input Current, I <sub>INH</sub> or I <sub>INL</sub>	0.001			μA typ	$V_{INX}$ = ground voltage ( $V_{GND}$ ) or $V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	5			pF typ	
DYNAMIC CHARACTERISTICS				1 7	V <sub>DD</sub> = +5 V, V <sub>SS</sub> = -8 V
Transition Time, t <sub>TRANSITION</sub>	179			ns typ	Resistance load (R <sub>L</sub> ) = 300 $\Omega$ , load capacitance (C <sub>L</sub> ) = 35 pF
	236	264	286	ns max	V <sub>S</sub> = 2.5 V, see Figure 20
Enable Delay On Time, $t_{ON}$ ( $\overline{EN}$ )	164			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	209	241	265	ns max	V <sub>S</sub> = 2.5 V, see Figure 22
Enable Delay Off Time, t <sub>OFF</sub> (EN)	192			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	253	280	300	ns max	V <sub>S</sub> = 2.5 V, see Figure 22
Break-Before-Make Time Delay, t <sub>BBM</sub>	32			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
,			21	ns min	V <sub>S</sub> = 2.5 V, see Figure 21
Charge Injection, Q <sub>INJ</sub>	-12.5			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF, see Figure 23}$
Off Isolation	-58			dB typ	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, frequency = 1 MHz, see Figure 24
Channel-to-Channel Crosstalk	-64			dB typ	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, frequency = 1 MHz, see Figure 26
Total Harmonic Distortion, THD	-102			dB typ	$R_L$ = 10 k $\Omega$ , $V_S$ = 5 V p-p, frequency = 1 kHz to 20 kHz, Figure 15
	-95			dB typ	$R_L$ = 10 k $\Omega$ , $V_S$ = 5 V p-p, frequency = 100 kHz, Figure 15
Total Harmonic Distortion Plus Noise, THD + N	0.002			% typ	$R_L$ = 10 k $\Omega$ , $V_S$ = 5 V p-p, frequency = 100 kHz, see Figure 27

analog.com Rev. 0 | 3 of 15

## **SPECIFICATIONS**

Table 1. Dual Supply Specifications (Continued)

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
−3 dB Bandwidth	77			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 25
Insertion Loss	0.26			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 25
Source Off Capacitance, C <sub>S</sub> (Off)	19			pF typ	V <sub>S</sub> = 0 V, frequency = 1 MHz
Drain Off Capacitance, C <sub>D</sub> (Off)	33			pF typ	V <sub>S</sub> = 0 V, frequency = 1 MHz
Drain On Capacitance, $C_D$ (On) and Source On Capacitance, $C_S$ (On)	57			pF typ	V <sub>S</sub> = 0 V, frequency = 1 MHz
POWER REQUIREMENTS					V <sub>DD</sub> = +5.5 V, V <sub>SS</sub> = -8.8 V
Positive Supply Current, I <sub>DD</sub>	160			μA typ	$V_{INx} = 0 \text{ V or } V_{DD}$
			230	μA max	
Negative Supply Current, I <sub>SS</sub>	0.001			μA typ	$V_{INx} = 0 \text{ V or } V_{DD}$
			1	μA max	

# CONTINUOUS CURRENT PER CHANNEL, SxA, SxB, OR Dx

#### Table 2. Four Channels On

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, SxA, SxB, or Dx <sup>1</sup> ( $\theta_{JA}$ = 51.8°C/W)				
$V_{DD} = +5 \text{ V}, V_{SS} = -8 \text{ V}$	191	120	70	mA maximum

<sup>&</sup>lt;sup>1</sup> SxA and SxB refer to the S1A to S4A pins and the S1B to S4B pins (respectively), and Dx refers to the D1 to D4 pins.

### Table 3. One Channel On

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, SxA, SxB, or Dx <sup>1</sup> ( $\theta_{JA}$ = 51.8°C/W)				
$V_{DD} = +5 \text{ V}, V_{SS} = -8 \text{ V}$	346	187	86	mA maximum

<sup>&</sup>lt;sup>1</sup> SxA and SxB refer to the S1A to S4A pins and the S1B to S4B pins (respectively), and Dx refers to the D1 to D4 pins.

analog.com Rev. 0 | 4 of 15

#### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}$ C, unless otherwise noted.

Table 4. Absolute Maximum Ratings

Parameter	Rating
$V_{DD}$ to $V_{SS}$	18 V
V <sub>DD</sub> to GND	-0.3 V to +16.5 V
V <sub>SS</sub> to GND	+0.3 V to -16.5 V
Analog Inputs <sup>1</sup>	$V_{SS}$ = 0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first
Digital Inputs <sup>2</sup>	GND – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, SxA, SxB, or Dx <sup>3</sup>	513 mA (pulsed at 1 ms, 10% duty-cycle maximum)
Continuous Current, SxA, SxB, or Dx Pins	Data <sup>4</sup> + 15%
Temperature	
Operating Range	-40°C to +125°C
Storage Range	-65°C to +150°C
Junction	150°C
Reflow Soldering Peak, Pb-free	As per JEDEC J-STD-020

- Overvoltages at the SxA, SxB, and Dx analog input pins are clamped by internal diodes. Limit the current to the maximum ratings given.
- <sup>2</sup> Overvoltages at the INx digital input pins are clamped by internal diodes.
- <sup>3</sup> SxA and SxB refers to the S1A to S4A pins and the S1B to S4B (respectively), and Dx refers to the D1 to D4 pins.
- <sup>4</sup> See Table 1 and Table 2.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure, and  $\theta_{JC}$  is the junction-to-case thermal resistance.

Table 5. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
CP-20-10 <sup>1</sup>	51.8	9.4	°C/W

Thermal impedance simulated values are based on JEDEC 2S2P thermal test board without thermal vias. See JEDEC JESD-51.

## **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged-device model (FICDM) per ANSI/ESDA/JE-DEC JS-002.

## **ESD Ratings for the ADG1534**

Table 6. ADG1534, 20-Lead LFCSP

ESD Model	Withstand Threshold (V)	Class
HBM <sup>1</sup>	±3500	2
FICDM	±1250	C3

For the input and output port to the supplies, the input and output port to the input and output port, and all other inputs.

#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

analog.com Rev. 0 | 5 of 15

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 7. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	D1	Drain Terminal 1. The D1 pin can be an input or an output.
2	S1B	Source Terminal 1B. The S1B pin can be an input or an output.
3	V <sub>SS</sub>	Most Negative Power Supply Potential. In single-supply applications, the V <sub>SS</sub> pin can be connected to ground.
4	GND	Ground (0 V) Reference.
5	S2B	Source Terminal 2B. The S2B pin can be an input or an output.
6	D2	Drain Terminal 2. The D2 pin can be an input or an output.
7	S2A	Source Terminal 2A. The S2A pin can be an input or an output.
8	IN2	Logic Control Input 2.
9	IN3	Logic Control Input 3.
10	S3A	Source Terminal 3A. The S3A pin can be an input or an output.
11	D3	Drain Terminal 3. The D3 pin can be an input or an output.
12	S3B	Source Terminal 3B. The S3B pin can be an input or an output.
13	$V_{DD}$	Most Positive Power Supply Potential.
14	S4B	Source Terminal 4B. The S4B pin can be an input or an output.
15	D4	Drain Terminal 4. The D4 pin can be an input or an output.
16	S4A	Source Terminal 4A. The S4A pin can be an input or an output.
17	IN4	Logic Control Input 4.
18	ĒN	Active Low Digital Input. When the $\overline{\text{EN}}$ pin is high, the device is disabled, and all switches are off. Also, when the $\overline{\text{EN}}$ pin is low, the INx logic inputs determine the on switches.
19	IN1	Logic Control Input 1.
20	S1A	Source Terminal 1A. The S1A pin can be an input or an output.
Not applicable	EPAD	Exposed Pad. The exposed pad is tied to the substrate, V <sub>SS</sub> .

## Table 8. Truth Table

EN	INx	SxA	SxB
1	Don't care	Off	Off
0	0	Off	On
0	1	On	Off

analog.com Rev. 0 | 6 of 15

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance vs. V<sub>S</sub> or V<sub>D</sub>




Figure 4. On Resistance vs. V<sub>S</sub> or V<sub>D</sub> for Different Temperatures




Figure 5. Off Leakage Current vs. Temperature




Figure 6. On Leakage Current vs. Temperature ( $V_{BIAS}$  is Bias Voltage)




Figure 7. I<sub>DD</sub> vs. Logic Level, INx, or EN




Figure 8. Charge Injection vs. V<sub>S</sub>

analog.com Rev. 0 | 7 of 15

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 9. Pin Capacitance vs. V<sub>S</sub>




Figure 10.  $t_{TRANSITION}$  vs. Temperature




Figure 11. Off Isolation vs. Frequency




Figure 12. Crosstalk vs. Frequency




Figure 13. Insertion Loss vs. Frequency




Figure 14. THD + N vs. Frequency

analog.com Rev. 0 | 8 of 15

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 15. THD vs. Frequency




Figure 16. AC Power Supply Rejection Ratio (PSRR) vs. Frequency

analog.com Rev. 0 | 9 of 15

## **TEST CIRCUITS**




Figure 17. On Resistance




Figure 19. On Leakage (NC = No Connect)




Figure 18. Off Leakage




Figure 20.  $t_{TRANSITION}$  (Input Voltage ( $V_{IN}$ ) and Output Voltage ( $V_{OUT}$ ))




Figure 21.  $t_{BBM}$  Delay




Figure 22. Enable Delay On Time,  $t_{ON}$  ( $\overline{EN}$ ) and Enable Delay Off Time,  $t_{OFF}$  ( $\overline{EN}$ )

analog.com Rev. 0 | 10 of 15

### **TEST CIRCUITS**




Figure 23. Charge Injection




Figure 24. Off Isolation




Figure 25. Bandwidth




Figure 26. Channel-to-Channel Crosstalk





Figure 27. THD + Noise

analog.com Rev. 0 | 11 of 15

030

## **TEST CIRCUITS**



NOTES
1. BOARD AND COMPONENT EFFECTS ARE NOT DE-EMBEDDED FROM THE AC PSRR MEASUREMENT.

Figure 28. AC PSRR

analog.com Rev. 0 | 12 of 15

#### **TERMINOLOGY**

#### RON

Ohmic resistance between Terminal D and Terminal S.

### $\Delta R_{ON}$

The difference between the R<sub>ON</sub> of any two channels.

## R<sub>FLAT(ON)</sub>

The difference between the maximum and minimum value of the on resistance measured.

## I<sub>S</sub> Off

Source leakage current when the switch is off.

## I<sub>D</sub> Off

Drain leakage current when the switch is off.

## I<sub>D</sub> (On) and I<sub>S</sub> (On)

Channel drain and source leakage currents when the switch is on.

### V<sub>D</sub> and V<sub>S</sub>

Analog voltages on Terminal D and Terminal S.

## C<sub>S</sub> (Off) and C<sub>D</sub> (Off)

Channel source and drain capacitance for off condition.

## $C_D$ (On) and $C_S$ (On)

On switch drain and source capacitance.

### CIN

Digital input capacitance.

## ton (EN)

Enable delay on time between the 50% and 90% points of the digital input and switch on condition.

### toff (EN)

Enable delay off time between the 50% and 10% points of the digital input and switch off condition.

### **t**TRANSITION

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

### t<sub>BBM</sub>

Off time measured between the 80% point of both switches when switching from one address state to another.

### $V_{INL}$

Maximum input voltage for Logic 0.

#### $V_{INH}$

Minimum input voltage for Logic 1.

#### $I_{INH}$

Input high current of the digital input.

#### $I_{INL}$

Input low current of the digital input.

#### $I_{DD}$

Positive supply current.

#### $I_{SS}$

Negative supply current.

#### Off Isolation

A measure of unwanted signal coupling through an off channel.

## **Channel-to-Channel Crosstalk**

A measure of unwanted signal coupling through an off switch.

## **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

#### Bandwidth

The frequency at which the output is attenuated by 3 dB.

#### **Insertion Loss**

The loss due to the on resistance of the switch.

### **Total Harmonic Distortion (THD)**

THD is the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency.

### **Total Harmonic Distortion Plus Noise (THD + N)**

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## AC Power Supply Rejection Ratio (AC PSRR)

A measure of the ability of a device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The DC voltage on the device is modulated by a sine wave of 0.115 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the AC PSRR.

analog.com Rev. 0 | 13 of 15

#### **APPLICATIONS INFORMATION**

#### **POWER AMPLIFIER GATE DRIVE**

Figure 29 shows a typical application where the ADG1534 is used to set the gate bias voltage for an RF power amplifier for communications applications. The asymmetrical dual supply and rail-to-rail operation of the ADG1534 allows for negative voltages of up to –8 V for biasing gallium nitride (GaN) power amplifiers, and the positive +5 V rail is ideal for laterally diffused metal-oxide semiconductor (LDMOS) power amplifiers.




Figure 29. GaN Power Amplifier Gate Drive

#### **POWER SUPPLY RAILS**

To guarantee correct operation of the ADG1534, 0.1  $\mu F$  decoupling capacitors are required on the  $V_{DD}$  and  $V_{SS}$  pins.

The ADG1534 can operate with asymmetrical bipolar supplies between of  $V_{DD}$  = +5 V ± 10% and  $V_{SS}$  = -4.5 V to -8.8 V. The supplies on  $V_{DD}$  and  $V_{SS}$  do not have to be asymmetrical. However, the  $V_{DD}$  to  $V_{SS}$  range must not exceed 18 V, as stated in the Absolute Maximum Ratings section.

#### POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of an asymmetrical bipolar power solution is shown in Figure 30. The ADP5070 (dual switching regulator) generates a positive and negative supply rail for the ADG1534. Two optional positive and negative low dropout regulators (LDO) are shown in Figure 30). The ADP7118 and ADP7182 can reduce the output ripple of the ADP5070 in ultra-low noise sensitive applications.




Figure 30. Bipolar Power Solution

Table 9. Recommended Power Management Devices

Product	Description
ADP5070	1 A/0.6 A, DC-to-DC switching regulator with independent positive and negative outputs
ADP7118	20 V, 200 mA, low noise, CMOS, LDO linear regulator
ADP7182	−28 V, −200 mA, low noise, LDO linear regulator

analog.com Rev. 0 | 14 of 15

### **OUTLINE DIMENSIONS**




Figure 31. 20-Lead Lead Frame Chip Scale Package [LFCSP]
4 mm × 4 mm Body and 0.75 mm Package Height
(CP-20-10)

Dimensions shown in millimeters

Updated: October 13, 2023

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Packing Quantity	Package Option
ADG1534BCPZ-REEL7	-40°C to +125°C	20-Lead LFCSP (4 mm x 4 mm w/ EP)	Reel, 1500	CP-20-10

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

## **EVALUATION BOARDS**

Model <sup>1</sup>	Description
EVAL-ADG1534EBZ	Evaluation Board

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

