

MAXM17572

Click here to ask an associate for production status of specific part numbers.

## 4.5V to 60V, 1A Himalaya uSLIC Step-Down Power Module

### **General Description**

The Himalaya series of voltage regulator ICs, power modules, and chargers enable cooler, smaller, and simpler power-supply solutions. The MAXM17572 is a high-efficiency, synchronous, Himalaya step-down DC-DC power module with integrated controller, MOSFETs, compensation components, and inductor that operates over a wide input-voltage range. The module operates from 4.5V to 60V input and delivers up to 1A output current over a programmable output voltage range of 0.9V to 12V. The module significantly reduces design complexity and manufacturing risks, and offers a true "plug-and-play" power supply solution, reducing the time-to-market. The MAXM17572 employs peak-current-mode control architecture.

The MAXM17572 offers programmable switching frequency, RESET output voltage monitoring, adjustable input undervoltage lockout, and programmable soft-start. The module also features hiccup-mode overload protection and a thermal shutdown function.

The MAXM17572 is available in a low-profile, compact, 12-pin 3.5mm x 3.5mm x 2.3mm uSLIC package. Simulation models are available.


### **Applications**

- Industrial Power Supplies
- Distributed Supply Regulation
- FPGA and DSP Point-of-Load Regulator
- Base Station Point-of-Load Regulator
- HVAC and Building Control

#### **Benefits and Features**

- Easy to use
  - Wide 4.5V to 60V Input
  - · Adjustable 0.9V to 12V Output
  - ±1.2% Feedback Accuracy
  - Up to 1A Output Current
  - · Internally Control Loop Compensated
  - · All Ceramic Capacitors
- Flexible Design
  - · PWM Mode of Operation
  - Adjustable Frequency with External Frequency Synchronization (400kHz to 2.2MHz)
  - · Programmable Soft-Start
  - Open-Drain Power Good Output (RESET Pin)
  - · Programmable EN/UVLO threshold
  - Auxiliary Bootstrap Supply (EXTV<sub>CC</sub>) for Improved Efficiency
- Robust Operation
  - · Over Temperature Protection
  - · Hiccup Over Current Protection
  - High Industrial Ambient Operating Temperature Range (-40°C to +125°C)/Junction Temperature Range (-40°C to +150°C)
- Rugged
  - Complies with CISPR32 (EN55032) Class B Conducted and Radiated Emissions.

## **Typical Application Circuit**



## **TABLE OF CONTENTS**

General Description	
Applications	1
Benefits and Features	1
Typical Application Circuit	2
Absolute Maximum Ratings	6
Package Information	6
12 PIN uSLIC	6
Electrical Characteristics	6
Typical Operating Characteristics	9
Pin Configuration	14
Pin Description	14
Functional Block Diagrams	16
Detailed Description	17
Linear Regulator (V <sub>CC</sub> , EXTV <sub>CC</sub> )	17
Enable/Undervoltage Lockout (EN/UVLO), Soft-Start (SS)	17
External Frequency Synchronization (SYNC)	17
RESET Output	
Startup into Prebiased Output	18
Overcurrent Protection/Hiccup Mode	18
Thermal Overload Protection	19
Applications Information	20
Operating Input Voltage Range	20
Selection of Input Capacitor	20
Selection of Output Capacitor	21
Selection of Soft-Start Capacitor	21
Setting the Input Undervoltage-Lockout Level	21
Setting the Output Voltage	22
Setting the Switching Frequency (RT)	22
Selection of Component Values	23
Power Dissipation and Output-Current Derating	23
PCB Layout Guidelines	24
Typical Application Circuits	
5V Output Typical Application Circuit	26
3.3V Output Typical Application Circuit	
Ordering Information	
Revision History	28

## MAXM17572

## 4.5V to 60V, 1A Himalaya uSLIC Step-Down Power Module

LIST OF FIGURES	
Figure 1. External Clock Synchronization	18
Figure 2. Setting the Input Undervoltage Lockout	22
Figure 3. Adjusting Output Voltage	22
Figure 4. Layout Guidelines	25

## MAXM17572

## 4.5V to 60V, 1A Himalaya uSLIC Step-Down Power Module

LIST OF TABLES	
Table 1. Switching Frequency vs. RT Resistor	23
Table 2. Selection of Component Values	23

## **Absolute Maximum Ratings**

IN to PGND	0.3V to +65V	OUT to PGND	$0.3V$ to $+(V_{IN} + 0.3)V$
EN/UVLO to SGND	0.3V to +(V <sub>IN</sub> + 0.3)V	PGND to SGND	0.3V to +0.3V
EXTV <sub>CC</sub> to SGND0.3	3V to lower of (V <sub>IN</sub> + 0.3V)/+26V	Output Short Circuit Duration	Continuous
BST to PGND	0.3V to +70V	Operating Temperature Range (Note 1)	40C to +125C
BST to LX	0.3V to +6.0V	Junction Temperature	40°C to +150°C
BST to V <sub>CC</sub>	0.3V to +65V	Storage Temperature Range	40°C to +125°C
FB to SGND	0.3V to 1.5V	Soldering Temperature (reflow)	+260°C
RT/ SYNC, SS, RESET, V <sub>CC</sub> to	SGND0.3V to +6.0V	Lead Temperature (soldering, 10s)	+260°C

**Note 1:** Junction temperature greater than +125°C degrades operating lifetimes.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**

#### 12 PIN uSLIC

Package Code	M123A3+2				
Outline Number	<u>21-100356</u>				
Land Pattern Number	90-100113				
Thermal Resistance Four Layer Board (Note 2)					
Junction to Ambient (θ <sub>JA</sub> )	42°C/W				

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Note 2: Package thermal resistance is measured on an evaluation board with no airflow.

#### **Electrical Characteristics**

 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT/SYNC} = 40.2k\Omega, C_{VCC} = 2.2\mu F, V_{PGND} = V_{SGND} = V_{EXTVCC} = 0, LX = SS = \overline{RESET} = OUT = OPEN, V_{BST}$  to  $V_{LX} = 5V, V_{FB} = 1V, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ . All voltages are referenced to SGND, unless otherwise noted (Note3).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS				
INPUT SUPPLY (VIN )	INPUT SUPPLY (V <sub>IN</sub> )									
Input Voltage Range	V <sub>IN</sub>		4.5		60	V				
Input Shutdown Current	I <sub>IN-SH</sub>	V <sub>EN/UVLO</sub> = 0V (shutdown mode)		4.7	7.25	μA				
Input Quiescent Current	I <sub>Q_PWM</sub>	Normal switching mode, V <sub>FB</sub> = 0.8V		11		mA				
Enable/Under Voltage Lo	ockout (EN/UVL	.O)	•							
EN/UVLO Threshold	$V_{ENR}$	V <sub>EN/UVLO</sub> rising	1.19	1.215	1.26	V				
	V <sub>ENF</sub>	V <sub>EN/UVLO</sub> falling	1.068	1.09	1.131					
EN/UVLO Input Leakage Current	I <sub>ENLKG</sub>	V <sub>EN/UVLO</sub> = 1.25V, T <sub>A</sub> = 25°C	-50		+50	nA				
LDO (V <sub>CC</sub> )										
V <sub>CC</sub> Output Voltage Range	V <sub>CC</sub>	6V ≤ V <sub>IN</sub> ≤ 60V; I <sub>VCC</sub> = 1mA	4.75	5	5.25	V				
V <sub>CC</sub> Current Limit	I <sub>VCC-MAX</sub>	V <sub>CC</sub> = 4.3V, V <sub>IN</sub> = 7V	25	54	100	mA				
V <sub>CC</sub> Dropout	V <sub>VCC-DO</sub>	V <sub>IN</sub> = 4.5V , I <sub>VCC</sub> = 15mA			0.35	V				

## **Electrical Characteristics (continued)**

 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT/SYNC} = 40.2k\Omega, C_{VCC} = 2.2\mu\text{F}, V_{PGND} = V_{SGND} = V_{EXTVCC} = 0, LX = SS = \overline{RESET} = OUT = OPEN, V_{BST} to V_{LX} = 5V, V_{FB} = 1V, T_A = -40^{\circ}\text{C} to +125^{\circ}\text{C}, unless otherwise noted. Typical values are at <math>T_A = +25^{\circ}\text{C}$ . All voltages are referenced to SGND, unless otherwise noted (Note3).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
V <sub>CC</sub> UVLO	V <sub>VCC-UVR</sub>	V <sub>CC</sub> rising	4.05	4.2	4.3	V	
ACC OAFO	V <sub>VCC-UVF</sub>	V <sub>CC</sub> falling	3.65	3.8	3.9	\ \ \	
EXT LDO (EXTV <sub>CC</sub> )							
EXTVCC Switch Over		EXTVCC rising	4.56	4.7	4.84	V	
Voltage		EXTVCC falling	4.3	4.45	4.6	]	
EXTVCC Dropout	EXTV <sub>CC-DO</sub>	V <sub>EXTVCC</sub> = 4.75V , I <sub>EXTVCC</sub> = 15mA			0.3	V	
EXTVCC Current Limit	EXTVCC_C <sub>ILI</sub>	V <sub>VCC</sub> = 4.5V, V <sub>EXTVCC</sub> = 7V	26.5	60	105	mA	
SOFT-START (SS)							
Soft Start Current	I <sub>SS</sub>	V <sub>SS</sub> = 0.5V	4.7	5	5.3	μA	
CURRENT LIMIT							
Peak Current-Limit Threshold	I <sub>PEAK-LIMIT</sub>		2.05	2.47	2.8	А	
Runaway Current-Limit Threshold	I <sub>RUNAWAY</sub> - LIMIT		2.5	2.76	3.1	А	
OUTPUT SPECIFICATIO	NS						
FB Regulation Voltage	V <sub>FB_REG</sub>		0.889	0.9	0.911	V	
FB Input Bias Current	I <sub>FB</sub>	0V ≤ V <sub>FB</sub> ≤ 1V, T <sub>A</sub> = +25°C	-50		+50	nA	
FB Undervoltage Trip Level to Cause HICCUP	V <sub>FB-HICF</sub>		0.56	0.58	0.65	V	
HICCUP Timeout		(Note 4)		32768		Cycles	
RT/SYNC and Timings							
		R <sub>RT</sub> = OPEN	430	490	550		
Cuitabina Franciana	_	R <sub>RT</sub> = 51.1kΩ	370	400	430		
Switching Frequency	F <sub>SW</sub>	R <sub>RT</sub> = 40.2kΩ	475	500	525	kHz	
		R <sub>RT</sub> = 8.06kΩ	1950	2200	2450	]	
Synchronization Frequency Capture Range		F <sub>SW</sub> set by R <sub>RT</sub>	1.1 x F <sub>SW</sub>		1.4 x F <sub>SW</sub>		
Synchronization Pulse Width			50			ns	
Synchronization	V <sub>IH</sub>		2.1				
Threshold	V <sub>IL</sub>				0.8	V	
Minimum On-Time	t <sub>ON_MIN</sub>			60	80	ns	
Minimum Off-Time	t <sub>OFF_MIN</sub>		140	150	160	ns	
RESET							
RESET Output Level Low		I <sub>RESET</sub> = 10mA			400	mV	
RESET Output Leakage Current		$T_A = T_J = +25^{\circ}C, V_{\overline{RESET}} = 5.5V$	-100		+100	nA	

#### **Electrical Characteristics (continued)**

 $(V_{IN} = V_{EN/UVLO} = 24V, R_{RT/SYNC} = 40.2k\Omega, C_{VCC} = 2.2\mu\text{F}, V_{PGND} = V_{SGND} = V_{EXTVCC} = 0, LX = SS = \overline{RESET} = OUT = OPEN, V_{BST} to V_{LX} = 5V, V_{FB} = 1V, T_A = -40^{\circ}\text{C} to +125^{\circ}\text{C}, unless otherwise noted. Typical values are at <math>T_A = +25^{\circ}\text{C}$ . All voltages are referenced to SGND, unless otherwise noted (Note3).)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>FB</sub> Threshold for RESET Assertion	V <sub>FB-OKF</sub>	V <sub>FB</sub> falling	90.5	92	94.6	%
V <sub>FB</sub> Threshold for RESET De-assertion	V <sub>FB-OKR</sub>	V <sub>FB</sub> rising	93.8	95	97.8	%
RESET Delay after FB Reaches 95% Regulation				1024		Cycles
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	T <sub>SHDNR</sub>	Temp rising		165		°C
Thermal Shutdown Hysteresis	T <sub>SHDNHY</sub>			10		°C

Note 2: Electrical specifications are production tested at  $T_A = +25$ °C. Specifications over the entire operating temperature range are guaranteed by design and characterization.


Note 3: See the Overcurrent Protection / Hiccup Mode section for more details

## **Typical Operating Characteristics**


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = 0V, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ . All voltages are referenced to SGND, unless otherwise noted. The circuit values for different output-voltage applications shown in <u>Table 2</u>, unless otherwise noted.)




 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = 0V, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ . All voltages are referenced to SGND, unless otherwise noted. The circuit values for different output-voltage applications shown in <u>Table 2</u>, unless otherwise noted.)




 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = 0V, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ . All voltages are referenced to SGND, unless otherwise noted. The circuit values for different output-voltage applications shown in <u>Table 2</u>, unless otherwise noted.)




 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = 0V, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ . All voltages are referenced to SGND, unless otherwise noted. The circuit values for different output-voltage applications shown in <u>Table 2</u>, unless otherwise noted.)





 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = 0V, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ . All voltages are referenced to SGND, unless otherwise noted. The circuit values for different output-voltage applications shown in <u>Table 2</u>, unless otherwise noted.)




 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = 0V, T_A = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ . All voltages are referenced to SGND, unless otherwise noted. The circuit values for different output-voltage applications shown in <u>Table 2</u>, unless otherwise noted.)







## **Pin Configuration**




## **Pin Description**

PIN	NAME	FUNCTION
1	PGND	Power Ground Pin. Connect the PGND pin externally to the power ground plane.

## **Pin Description (continued)**

PIN	NAME	FUNCTION
2	LX	Switching node of the inductor.
3	BST	Bootstrap capacitor node.Connect a 0.1µF ceramic capacitor between BST and LX.
4	EXTV <sub>CC</sub>	External Power Supply Input. Reduces the Internal-LDO Loss. Connect it to OUT when output voltage is programmed between 5V to 12V. When EXTV <sub>CC</sub> is not used, connect it to SGND.
5	OUT	Module Output Pin. Connect a capacitor from OUT to PGND. See the <u>PCB Layout Guidelines</u> section for more details.
6	FB	Output Feedback Connection. Connect FB to a resistor-divider between OUT and SGND to set the output voltage.
7	RT/SYNC	Oscillator Timing Resistor Input. Connect a resistor from RT/SYNC to SGND to program the switching frequency from 400kHz to 2.2MHz. Leave RT/SYNC open for the default 490 kHz frequency. An external pulse can be applied to RT/SYNC through a coupling capacitor to synchronize the internal clock to the external pulse frequency. See the <u>Setting the Switching Frequency (RT)</u> and <u>External Frequency Synchronization (SYNC)</u> sections for details.
8	V <sub>CC</sub>	5V LDO Output of the module. Bypass V <sub>CC</sub> with a 2.2μF ceramic capacitor to SGND.
9	SS	Soft-Start Input. Connect a capacitor from SS to SGND to set the soft-start time.
10	RESET	Open-Drain RESET Output. The RESET output is driven low if FB drops below 92% of its set value. RESET goes high 1024 clock cycles after FB rises above 95% of its set value.
11	EN/UVLO	Enable/Under Voltage Lockout Input. Pull EN/UVLO to SGND to disable the module output. Connect EN/UVLO to IN for always-ON operation. Connect a resistor-divider between IN, EN/UVLO, and SGND to program the input voltage at which the module turns on.
12	IN	Power Supply Input. Decouple to PGND with a capacitor; place the capacitor close to IN and PGND pins.
-	EP	Exposed Pad and Signal Ground (SGND). Connect a large copper plane below the module to improve heat dissipation capability. Add thermal vias below the exposed pad. Refer to the MAXM17572 EV kit datasheet for a layout example.

## **Functional Block Diagrams**



### **Detailed Description**

The MAXM17572 is a high-efficiency, synchronous, step-down DC-DC power module with integrated controller, MOSFETs, compensation components, and inductor that operates over a wide input-voltage range. The module operates from 4.5V to 60V input and delivers up to 1A output current over a programmable output voltage range of 0.9V to 12V. When EN/UVLO and the  $V_{CC}$  threshold are ascertained to be higher than their respective rising threshold levels, an internal power-up sequence ramps up the error-amplifier reference, resulting in an output-voltage soft-start.

The FB pin monitors the output voltage through a resistor divider. The RESET pin transitions to a high-impedance state 1024 clock cycles after the output voltage reaches 95% of regulation. The module operates in pulse-width modulation (PWM) mode providing a constant frequency operation at all loads. The module features a RT/SYNC pin to program the switching frequency. A programmable soft-start feature allows users to reduce input inrush current. The module also incorporates an input enable/undervoltage lockout pin (EN/UVLO) that allows the user to turn on the module at the desired input-voltage level.

The module employs a peak-current-mode control architecture. An internal error amplifier compares the feedback voltage to a fixed reference voltage and generates an error voltage. The error voltage is compared to the sum of the current-sense voltage and slope-compensation voltage by a PWM comparator to set the on-time. At each rising edge of the clock, the high-side MOSFET turns on and remains on until either the appropriate or maximum duty cycle is reached, or the peak current limit is detected. During the high-side MOSFET's on-time, the internal inductor current ramps up. During the rest of the switching cycle, the high-side MOSFET turns off and the low-side MOSFET turns on. The inductor in the module releases the stored energy as its current ramps down and provides current to the output.

#### Linear Regulator (V<sub>CC</sub>, EXTV<sub>CC</sub>)

The module has two internal low-dropout regulators (LDOs) that power  $V_{CC}$ . One LDO is powered from IN and the other LDO is powered from EXTV $_{CC}$ . Only one of the two LDOs is in operation at a time, depending on the voltage levels present at EXTV $_{CC}$ . If EXTV $_{CC}$  voltage is greater than 4.7V (typ),  $V_{CC}$  is powered from EXTV $_{CC}$ . If EXTV $_{CC}$  is lower than 4.7V (typ),  $V_{CC}$  is powered from IN. Powering  $V_{CC}$  from EXTV $_{CC}$  increases efficiency at higher input voltages. EXTV $_{CC}$  voltage should not exceed ( $V_{IN}$  + 0.3) and 26V.

Typical  $V_{CC}$  output voltage is 5V. Bypass  $V_{CC}$  to SGND with a 2.2 $\mu$ F low-ESR ceramic capacitor.  $V_{CC}$  powers the internal blocks and the low-side MOSFET driver, and recharges the external bootstrap capacitor. The MAXM17572 employs an undervoltage-lockout circuit that forces both the regulators off when  $V_{CC}$  falls below 3.8V (typ). The regulators can be immediately enabled again when  $V_{CC}$  is higher than 4.2V (typ). The 400mV UVLO hysteresis prevents chattering on power-up/power-down.

In applications where the buck converter output is connected to the EXTV<sub>CC</sub> pin, if the output is shorted to ground, then transfer from EXTV<sub>CC</sub> LDO to the internal LDO happens seamlessly without any impact on the normal functionality.

#### Enable/Undervoltage Lockout (EN/UVLO), Soft-Start (SS)

When EN/UVLO voltage is above 1.215V (typ), the internal error-amplifier reference voltage of the module starts to ramp up. The duration of the soft-start ramp is programmable through the choice of an external capacitor put at the SS pin, allowing a smooth increase of the output voltage. Driving EN/UVLO low disables both power MOSFETs as well as other internal circuitry and reduces IN shutdown current to below 4.7µA (typ). EN/UVLO can be used as an input-voltage UVLO adjustment input. An external voltage-divider between IN and EN/UVLO to SGND adjusts the input voltage at which the module turns on or turns off. If input UVLO programming is not desired, connect EN/UVLO to IN (see the *Electrical Characteristics* table for EN/UVLO rising and falling threshold voltages).

#### **External Frequency Synchronization (SYNC)**

The internal oscillator of the MAXM17572 can be synchronized to an external clock signal through the RT/SYNC pin. The external clock should be coupled to the RT/SYNC pin using the circuit as shown in Figure 1. The external synchronization clock frequency must be between  $1.1 \times F_{SW}$  and  $1.4 \times F_{SW}$ , where  $F_{SW}$  is the frequency programmed by the RT resistor (R<sub>RT</sub>). A resistor must be connected from the RT/SYNC pin to GND to be able to synchronize the MAXM17572 to an external clock. When an external clock is applied to the RT/SYNC pin, the internal oscillator frequency changes to the external clock frequency (from the original frequency based on the RT setting) after detecting 16 external clock edges. The minimum external clock high pulse width and amplitude should be greater than 50ns and 2.1V, respectively. The

maximum external clock low pulse amplitude should be less than 0.8V.




Figure 1. External Clock Synchronization

#### **RESET** Output

The module includes a RESET pin to monitor the output voltage. The open-drain RESET output requires an external pull-up resistor. RESET goes high impedance 1024 switching cycles after the regulator output increases above 95% of the designed nominal regulated voltage. RESET goes low when the regulator output voltage drops below 92% of the nominal regulated voltage. RESET also goes low during thermal shutdown.

#### **Startup into Prebiased Output**

The module is capable of soft-start into a prebiased output, without discharging the output capacitor. Such a feature is useful in applications where digital integrated circuits with multiple rails are powered.

#### **Overcurrent Protection/Hiccup Mode**

The module is provided with a robust overcurrent protection (OCP) scheme that protects the module under overload and output short-circuit conditions. A cycle-by-cycle peak current limit turns off the high-side MOSFET whenever the high-side switch current exceeds an internal limit of IPEAK-LIMIT (2.47A typ). A runaway current limit on the high-side switch current at the IRUNAWAY-LIMIT (2.76A typ) protects the device under high input voltage and output short circuit conditions when there is insufficient output voltage available to restore the module current that was built up during the on period of the module. One occurrence of the runaway current limit triggers hiccup mode. In addition, hiccup mode is activated if the feedback voltage drops below 64.5% of the nominal value any time after soft-start is completed due to any fault. In hiccup mode, the module is protected by suspending switching for a hiccup timeout period of 32,768 clock cycles of half the switching frequency. Once the hiccup timeout period expires, soft-start is attempted again. Note that when soft-start is attempted under overload condition, if feedback voltage does not exceed 64.5% of the nominal value, the modules continue to switch at half the programmed switching frequency for the time duration of the programmed soft-start time and 1024 clock cycles. Hiccup mode of operation ensures low power dissipation under output short-circuit conditions.

The MAXM17572 is designed to support a maximum load current of 1A. The inductor ripple current is calculated as follows:

$$\Delta I = \left[ \frac{V_{\text{IN}} - V_{\text{OUT}} - I_{\text{OUT}} \times 0.74}{L \times F_{\text{SW}}} \right] \times \left[ \frac{V_{\text{OUT}} + I_{\text{OUT}} \times 0.44}{V_{\text{IN}} - I_{\text{OUT}} \times 0.30} \right]$$

Where

V<sub>OUT</sub> = Steady state output voltage

### MAXM17572

## 4.5V to 60V, 1A Himalaya uSLIC Step-Down Power Module

V<sub>IN</sub> = Operating input voltage

F<sub>SW</sub> = Switching Frequency in Hz

L = Power module output inductance  $(4.7\mu H \pm 20\%)$ 

I<sub>OUT</sub> = Required output (load) current

The following condition should be satisfied at the desired load current, IOUT:

$$I_{\text{OUT}} + \frac{\Delta I}{2} < 2.05$$

#### **Thermal Overload Protection**

Thermal overload protection limits the total power dissipation in the module. When the junction temperature exceeds +165°C, an on-chip thermal sensor shuts down the module and turns off the internal power MOSFETs, allowing the module to cool down. The thermal sensor turns the module on after the junction temperature cools by 10°C.

## **Applications Information**

#### **Operating Input Voltage Range**

The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

$$V_{\text{IN(MIN)}} = (I_{\text{OUT}} \times 0.3) + \frac{V_{\text{OUT}} + (I_{\text{OUT}} \times 0.44)}{1 - (F_{\text{SW(MAX)}} \times t_{\text{OFF\_MIN(MAX)}})}$$

$$V_{\text{IN(MAX)}} = \frac{V_{\text{OUT}}}{F_{\text{SW(MAX)}} \cdot t_{\text{ON\_MIN(MAX)}}}$$

Where

V<sub>OUT</sub> = Steady-state output voltage

I<sub>OUT</sub> = Maximum load current

F<sub>SW(MAX)</sub> = Worst-case switching frequency in Hz

toff MIN(MAX) = Worst case minimum OFF time (160ns)

t<sub>ON MIN(MAX)</sub> = Worst case minimum ON time (80ns)

For D > 0.5, 
$$V_{\text{IN(MIN)}} = 3.09 \times V_{\text{OUT}} + 1.66 \times I_{\text{OUT}} - \frac{5.80 \times 10^{-3} \times F_{\text{SW}}}{500}$$

Where  $F_{SW}$  = Switching frequency in Hz

#### **Selection of Input Capacitor**

The input capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the switching of the module. The input capacitor RMS current requirement (I<sub>RMS</sub>) is defined by the following equation:

$$I_{\text{RMS}} = I_{\text{OUT}(\text{MAX})} \times \frac{\sqrt{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}}{V_{\text{IN}}}$$

Where  $I_{OUT(MAX)}$  is the maximum load current.  $I_{RMS}$  has a maximum value when the input voltage equals twice the output voltage ( $V_{IN} = 2 \times V_{OUT}$ ), so:

$$I_{\text{RMS(MAX)}} = \frac{I_{\text{OUT(MAX)}}}{2}$$

Choose an input capacitor that exhibits less than +10°C temperature rise at the RMS input current for optimal long-term reliability. Use low-ESR ceramic capacitors with high-ripple-current capability at the input. X7R capacitors are recommended in industrial applications for their temperature stability. Calculate the input capacitance using the following equation:

$$C_{IN} = \frac{I_{OUT(MAX)} \times D \times (1 - D)}{\eta \times \Delta V_{IN} \times F_{SW}}$$

Where

D is the operating duty cycle of the converter

 $\Delta V_{IN}$  is the allowable input voltage ripple

 $F_{SW}$  is the operating switching frequency in Hz

η is the efficiency of the converter

In applications where the source is located away and distant from the device input, an appropriate electrolytic capacitor should be added to provide necessary damping of potential oscillations caused by the inductance of the input power path and input ceramic capacitor.

#### **Selection of Output Capacitor**

X7R ceramic output capacitors are preferred due to their stability over temperature in industrial applications. The minimum recommended output capacitor values are listed in <u>Table 1</u> for desired output voltages to support a dynamic step load of 50% of the maximum output current and to contain the output-voltage deviation to 3% of the output voltage. For additional adjustable output voltages and dynamic step load, the required output capacitance can be calculated from the following equation:

$$C_{\text{OUT}} = \frac{I_{\text{STEP}} \times t_{\text{RESPONSE}}}{2 \times \Delta V_{\text{OUT}}}$$

$$t_{\text{RESPONSE}} \approx \frac{0.33}{f_{\text{C}}}$$

Where

C<sub>OUT</sub> is the required output capacitance

 $\Delta V_{OUT}$  is the allowable output voltage deviation

I<sub>STEP</sub> is the load current step

t<sub>RESPONSE</sub> is the response time of the controller

Select  $f_C$  to be 1/9th of  $f_{SW}$  if the switching frequency is less than or equal to 495kHz. If the switching frequency is more than 495kHz, select  $f_C$  to be 55kHz. Derating of ceramic capacitors with DC-voltage at appropriate AC voltage (equal to the steady-state output voltage ripple) must be considered when selecting the output capacitor. Derating curves are available from all major ceramic capacitor manufacturers.

#### **Selection of Soft-Start Capacitor**

The module implements an adjustable soft-start operation to reduce inrush current during startup. A capacitor ( $C_{SS}$ ) connected from the SS pin to SGND to program the soft-start time. The selected output capacitance ( $C_{SEL}$ ) and the output voltage ( $V_{OUT}$ ) determine the minimum value of  $C_{SS}$ , as shown by the following equation:

$$C_{SS} \ge 56 \times 10^{-6} \times C_{SEL} \times V_{OUT}$$

The soft-start time (tss) is related to the capacitor connected at SS (Css) by the following equation:

$$t_{SS} = \frac{c_{SS}}{5.55 \times 10^{-6}}$$

For example, to program a 1ms soft-start time, a 5.6nF capacitor should be connected from the SS pin to SGND. Note that during start-up, the module operates at half the programmed switching frequency until the output voltage reaches 66.7% of set output nominal voltage.

#### Setting the Input Undervoltage-Lockout Level

The module offers an adjustable input undervoltage-lockout level. Set the voltage at which the module turns on with a resistive voltage-divider connected from IN to SGND (see Figure 2). Connect the center node of the divider to EN/UVLO. Choose R1 to be  $3.3M\Omega$  (max) and then calculate R2 as follows:

$$R_2 = \frac{R_1 \times 1.215}{V_{\text{INU}} - 1.215}$$

where  $V_{INU}$  is the voltage at which the module is required to turn on. See <u>Table 1</u> to set the proper  $V_{INU}$  voltage greater than or equal to the minimum input voltage for each desired output voltage.

If the EN/UVLO pin is driven from an external signal source, it is recommended to place a series resistance of  $1k\Omega$  minimum between the signal source output and the EN/UVLO pin to reduce voltage ringing on the line.




Figure 2. Setting the Input Undervoltage Lockout

#### **Setting the Output Voltage**

Set the output voltage with resistive voltage-divider connected from the positive terminal of the output capacitor ( $V_{OUT}$ ) to SGND (see <u>Figure 3</u>). Connect the center node of the divider to the FB pin. Use the following procedure to choose the resistive voltage-divider values:

Calculate resistor R<sub>IJ</sub> from the output to the FB pin using the equation below:

$$R_U = \frac{85}{f_C \times C_{\text{OUT}}}$$

Where

C<sub>OUT</sub> (in F) is the actual derated value of the output capacitance used

 $R_{\mbox{\scriptsize U}}$  is in  $k\Omega$ 

The minimum allowable value of  $R_U$  (in  $k\Omega$ ) is (5.6× $V_{OUT}$ ). If the value of  $R_U$  calculated using the previous equation is less than (5.6× $V_{OUT}$ ), increase the value of  $R_U$  to at least (5.6× $V_{OUT}$ ).

Use the following equation to calculate the R<sub>B</sub>:

$$R_B = \frac{R_U \times 0.9}{V_{\text{OUT}} - 0.9}$$

Where  $R_B$  is in  $k\Omega$ .




Figure 3. Adjusting Output Voltage

#### **Setting the Switching Frequency (RT)**

The switching frequency of the module can be programmed from 400kHz to 2.2MHz by using a resistor connected from

the RT/SYNC pin to SGND. The switching frequency ( $F_{SW}$ ) is related to the resistor ( $R_{RT}$ ) connected at the RT/SYNC pin by the following equation:

$$R_{\rm RT} \approx \frac{21 \times 10^6}{F_{\rm SW}} - 1.7$$

where  $R_{RT}$  is in  $k\Omega$  and  $F_{SW}$  is in Hz. Leave the RT/SYNC pin open to operate at the default switching frequency of 490kHz. See <u>Table 1</u> for  $R_{RT}$  resistor values for a few common switching frequencies.

**Table 1. Switching Frequency vs. RT Resistor** 

SWITCHING FREQUENCY (kHz)	RT RESISTOR (kΩ)
400	51.1
490	OPEN
1000	19.1
2200	8.06

#### **Selection of Component Values**

**Table 2. Selection of Component Values** 

V <sub>IN(MIN)</sub> (V)	V <sub>IN(MAX)</sub> (V)	V <sub>OUT</sub> (V)	C <sub>IN</sub>	СОИТ	R <sub>U</sub> (kΩ)	R <sub>B</sub> (kΩ)	F <sub>SW</sub> (kHz)	R <sub>RT</sub> (kΩ)
4.5	26	0.9	1 x 10µF/50V, 1206 TDK C3216X7R1H106K	2 x 47μF/6.3V, 1210 Murata GRM32ER70J476K	27.4	OPEN	400	51.1
4.5	29	1	1 x 10μF/50V, 1206 TDK C3216X7R1H106K	2 x 47μF/6.3V, 1210 Murata GRM32ER70J476K	28	249	400	51.1
4.5	31	1.2	1 x 10µF/50V, 1206 TDK C3216X7R1H106K	2 x 47µF/6.3V, 1210 Murata GRM32ER70J476K	28	84.5	450	45.3
4.5	34	1.5	1 x 10µF/50V, 1206 TDK C3216X7R1H106K	1 x 47µF/6.3V, 1210 Murata GRM32ER70J476K	60.4	90.9	490	OPEN
4.5	40	1.8	1 x 10μF/50V, 1206 TDK C3216X7R1H106K	1 x 47µF/6.3V, 1210 Murata GRM32ER70J476K	54.9	54.9	490	OPEN
4.5	48	2.5	1 x 4.7μF/100V, 1206 Murata GRM31CZ72A475K	1 x 47µF/6.3V, 1210 Murata GRM32ER70J476K	56.2	31.6	600	33.2
5	60	3.3	1 x 4.7μF/100V, 1206 Murata GRM31CZ72A475K	1 x 22µF/25V, 1210 Murata GRM32ER71E226K	110	41.2	600	33.2
7	60	5	1 x 4.7μF/100V, 1206 Murata GRM31CZ72A475K	1 x 22µF/25V, 1210 Murata GRM32ER71E226K	118	25.5	900	21.5
12	60	8	1 x 1μF/100V, 1206 AVX 12061C105KAT2A	1 x 10µF/16V, 1206 Murata GCM31CR71C106K	309	39.2	1500	12.4
21	60	12	1 x 1μF/100V, 1206 AVX 12061C105KAT2A	1 x 10µF/16V, 1206 Murata GCM31CR71C106K	392	31.6	2200	8.06

#### **Power Dissipation and Output-Current Derating**

The power dissipation inside the module leads to an increase in the junction temperature of the MAXM17572. The power loss inside the module at full load can be estimated as follows:

$$P_{\text{LOSS}} = P_{\text{OUT}} \times \left[\frac{1}{\eta} - 1\right]$$

$$P_{\mathsf{OUT}} = V_{\mathsf{OUT}} \times I_{\mathsf{OUT}}$$

Where

P<sub>OUT</sub> is the output power of the module

η is the efficiency of the power module at the desired operating conditions

See the <u>Typical Operating Characteristics</u> for the power-conversion efficiency or measure the efficiency to determine the total power dissipation. An EE-Sim model is available for the MAXM17572 to simulate efficiency and power loss for the desired operating conditions. The junction temperature  $(T_J)$  of the module can be estimated at any given maximum ambient temperature  $(T_A)$  from the following equation:

$$T_J = T_A + [\theta_{JA} \times P_{LOSS}]$$

Where  $\theta_{JA}$  is the junction to ambient thermal resistance. For the MAXM17572 evaluation board, the thermal resistance from junction-to-ambient ( $\theta_{JA}$ ) is 42°C/W. Operating the module at junction temperatures greater than +125°C degrades operating lifetimes.

#### **PCB Layout Guidelines**

Careful PCB layout is critical to achieve low switching losses and stable operation. Use the following guidelines for good PCB layout:

- Keep the input capacitors as close as possible to the IN and PGND pins
- Keep the output capacitors as close as possible to the OUT and PGND pins
- Keep the resistive feedback divider as close as possible to the FB pin
- Connect all of the PGND connections to a copper plane area as large as possible on the bottom layer
- Connect EP to SGND plane on bottom layer
- Use multiple vias to connect internal PGND planes to the top layer PGND plane
- Do not keep any solder mask on EP on bottom layer. Keeping solder mask on exposed pads decreases the heat dissipating capability
- Refer to the MAXM17572 EV kit layout for first pass success






Figure 4. Layout Guidelines

## **Typical Application Circuits**

## **5V Output Typical Application Circuit**



#### 3.3V Output Typical Application Circuit



## **Ordering Information**

PART NUMBER	TEMP RANGE	PIN PACKAGE
MAXM17572AMC+	-40°C to +125°C	12-pin 3.5mm x 3.5mm x 2.3mm uSLIC Package
MAXM17572AMC+T	-40°C to +125°C	12-pin 3.5mm x 3.5mm x 2.3mm uSLIC Package

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

## MAXM17572

## 4.5V to 60V, 1A Himalaya uSLIC Step-Down **Power Module**

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/21	Release for Market Intro	_

