

1. SCOPE

1.1 Scope. This drawing documents the general requirements of a high performance 40 V, 2.1 A, low dropout adjustable linear regulator microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 Vendor Item Drawing Administrative Control Number. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

<u>V62/22602</u> Drawing number	-	<u>01</u> Device type (See 1.2.1)	<u>X</u> Case outline (See 1.2.2)	<u>E</u> Lead finish (See 1.2.3)
--	---	--	--	---

1.2.1 Device type(s).

<u>Device type</u>	<u>Generic</u>	<u>Circuit function</u>
01	LT3086-EP	40 V, 2.1 A low dropout adjustable linear regulator

1.2.2 Case outline(s). The case outline(s) are as specified herein.

<u>Outline letter</u>	<u>Number of pins</u>	<u>JEDEC PUB 95</u>	<u>Package style</u>
X	16	See figure 1	Plastic thin shrink small outline package (TSSOP)

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

<u>Finish designator</u>	<u>Material</u>
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
F	Tin-lead alloy (BGA/CGA)
Z	Other

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 2

1.3 Absolute maximum ratings. 1/

IN pin voltage	±45 V
OUT pin voltage	±36 V
Input to output differential voltage	±45 V 2/
SET pin voltage	36 V
SHUTDOWN (SHDN) pin voltage	±45 V
CDC pin (internally clamped, current into pin)	< 8 mA
IMON pin voltage	7 V
LIM pin voltage	2 V
TRACK pin voltage	Internally clamped at 1.25 V
TEMP pin voltage	0 V, 5 V
PWRGN pin voltage	36 V
RPWRGD pin voltage	36 V
Output short circuit duration	Indefinite
Operating junction temperature range (T _J)	-55°C to +125°C 3/ 4/ 5/
Storage temperature range (T _{STG})	-65°C to +150°C
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction to case (θ _{JC})	10°C/W
Thermal resistance, junction to ambient (θ _{JA})	25°C/W

1.4 Recommended operating conditions.

V _{IN}	1.55 V to 40 V
V _{OUT}	+32 V
Operating junction temperature range (T _J)	-55°C to +125°C

-
- 1/ Stresses beyond those listed under “absolute maximum rating” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2/ Absolute maximum input-to-output differential voltage is not achievable with all combinations of rated IN pin and OUT pin voltages. With the IN pin at 45 V, the OUT pin may not be pulled below 0 V. The total IN to OUT differential voltage must not exceed ±45 V.
- 3/ The device is tested and specified under pulse load conditions such that T_J ≅ T_A. The device is 100% tested over the -55°C to 125°C operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.
- 4/ Maximum junction temperature limits operating conditions. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. Limit the output current range if operating at large input-to-output voltage differentials. Limit the input-to-output voltage differential if operating at maximum output current. Current limit foldback limits the maximum output current as a function of input-to-output voltage. See Current Limit versus V_{IN} – V_{OUT} in the manufacturer’s datasheet.
- 5/ The integrated circuit (IC) includes overtemperature protection circuitry that protects the device during momentary overload conditions. Junction temperature exceeds 125°C when the over temperature circuitry is active unless thermal limit is externally set by loading the TEMP pin. Continuous operation above the specified maximum junction temperature may impair device reliability.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 3

2. APPLICABLE DOCUMENTS

JEDEC Solid State Technology Association

JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Copies of these documents are available online at <https://www.jedec.org>.)

3. REQUIREMENTS

3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 Unit container. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.

3.5 Diagrams.

3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1.

3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2.

3.5.3 Block diagram. The block diagram shall be as shown in figure 3.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 4

TABLE I. Electrical performance characteristics. 1/

Test	Symbol	Conditions	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
Minimum input voltage <u>2/</u>		I _{LOAD} = 2.1 A, ΔV _{OUT} = -1 %	-55°C to +125°C	01		1.55	V
					1.4 typical		
Reference voltage <u>3/ 4/</u>	VSET	1.55 V < V _{IN} < 40 V, 1 mA < I _{LOAD} < 2.1 A	T _J < +125°C	01	396	404	mV
					400 typical		
Reference current	ISET	1.55 V < V _{IN} < 40 V, 1 mA < I _{LOAD} < 2.1 A	-55°C to +125°C	01	49.5	50.5	μA
					50 typical		
Line regulation	VSET	V _{IN} = 1.55 V to 40 V, I _{LOAD} = 1 mA	T _J < +125°C	01		0.8	mV
			-55°C to +125°C		0.1 typical		
	ISET	V _{IN} = 1.55 V to 40 V, I _{LOAD} = 1 mA	T _J < +125°C	-0.12		μA	
				-0.03 typical			
Load regulation <u>5/ 6/</u>	VSET	I _{LOAD} = 1 mA to 2.1 A, V _{IN} = V _{OUT} + 0.55 V	T _J < +125°C	01		1	mV
					0.25 typical		
	ISET	I _{LOAD} = 1 mA to 2.1 A, V _{IN} = V _{OUT} + 0.55 V				0.08	μA
						0.02 typical	
Minimum load <u>7/</u> current			-55°C to +125°C	01		1	mA
Dropout voltage <u>6/ 8/</u> V _{IN} = V _{OUT} (NOMINAL)		I _{LOAD} = 1 mA	+25°C	01		65	mV
			-55°C to +125°C		10 typical		
		I _{LOAD} = 100 mA	+25°C		100		
			-55°C to +125°C	135			
		I _{LOAD} = 500 mA	+25°C		100 typical		
			-55°C to +125°C	160			
			+25°C		195		
			-55°C to +125°C	150 typical			
					235		

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 5

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
Dropout voltage <u>6/ 8/</u> V _{IN} = V _{OUT} (NOMINAL)		I _{LOAD} = 1.5 A	+25°C	01		335	mV
			-55°C to +125°C			260 typical	
		I _{LOAD} = 2.1 A	+25°C			425	
			-55°C to +125°C			415	
						330 typical	
						540	
GND pin current <u>6/ 9/</u> V _{IN} = V _{OUT} (NOMINAL) + 0.55 V		I _{LOAD} = 0 μA	-55°C to +125°C	01		2.4	mA
					1.2 typical		
		I _{LOAD} = 1 mA				2.6	
					1.3 typical		
		I _{LOAD} = 100 mA				3.6	
					1.8 typical		
		I _{LOAD} = 500 mA				9	
					4.5 typical		
		I _{LOAD} = 1.5 A				46	
	23 typical						
			88				
			44 typical				
Quiescent current in shutdown		V _{IN} = 40 V, $\overline{V_{SHDN}} = 0$ V	+25°C	01		1	μA
						0.1 typical	
Output voltage noise		C _{SET} = 0.01 F, C _{OUT} = 10 μF, I _{LOAD} = 2.1 A, V _{OUT} = 5 V, BW = 10 Hz to 100 kHz	+25°C	01		40 typical	μVRMS

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 6

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
Shutdown threshold		V _{OUT} = off to on	+25°C	01	1.12	1.32	V
					1.22 typical		
		V _{OUT} = on to off			0.85		
					1.03 typical		
$\overline{\text{SHDN}}$ pin current <u>10/</u> 1.55 < V _{IN} < 40 V		$\overline{\text{VSHDN}} = 0 \text{ V}$	-55°C to +125°C	01		1	μA
		$\overline{\text{VSHDN}} = 40 \text{ V}$				35	
					15 typical		
TEMP voltage <u>11/</u>			T _J = +25°C	01	0.25 typical		V
			T _J = +125°C		1.25 typical		
TEMP error <u>11/</u>		I _{TEMP} = 0	0°C < T _J < 125°C	01	-0.09	0.09	V
		I _{TEMP} = 0 μA to 80 μA			-0.1		
I _{TEMP} thermal limit current threshold			25°C < T _J < 125°C	01	95	105	μA
					100 typical		
I _{MON} output <u>12/</u> current V _{IN} = V _{OUT(NOMINAL)} + 0.55 V		I _{LOAD} = 20 mA, R _{MON} = 1 kΩ	-55°C to +125°C	01	5	75	μA
					20 typical		
		I _{LOAD} = 500 mA, R _{MON} = 330 Ω			440	560	
					500 typical		mA
		I _{LOAD} = 1 A, R _{MON} = 330 Ω			0.95	1.05	
					1.00 typical		
		I _{LOAD} = 1.5 A, R _{MON} = 330 Ω			1.43	1.57	
					1.50 typical		
I _{LOAD} = 2.1 A, R _{MON} = 330 Ω	2.02	2.18					
	2.10 typical						

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 7

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
Output current <u>13/</u> sharing error		R _{MON} = 330 Ω, I _{OUT(MASTER)} = 2.1 A	T _J = +25°C	01	-10	10	%
					0 typical		
TRACK pin pull up current		V _{TRACK} = 750 mV	-55°C to +125°C	01	7	25	μA
					15 typical		
RPWRGD reference voltage		1.55 V < V _{IN} < 40 V	-55°C to +125°C	01	390	410	mV
					400 typical		
RPWRGD reference current		1.55 V < V _{IN} < 40 V	-55°C to +125°C	01	48.75	51.25	μA
					50 typical		
RPWRGD reference voltage hysteresis		1.55 V < V _{IN} < 40 V	+25°C	01	2.4 typical		mV
RPWRGD reference current hysteresis		1.55 V < V _{IN} < 40 V	+25°C	01	300 typical		nA
PWRGD VOL		IPWRGD = 200 A (fault condition)	-55°C to +125°C	01		200	mV
					55 typical		
PWRGD internal time delay		VOL to VOH (rising edge)	-55°C to +125°C	01	8	25	μs
					17 typical		
PWRGD pin leakage current		V _{PWGRD} = 32 V, V _{RPWGRD} = 500 mV	-55°C to +125°C	01		1	μA
CDC reference voltage		1.55 V < V _{IN} < 40 V, I _{MON} = 0 V	-55°C to +125°C	01	390	410	mV
					400 typical		
CDC/VIMON voltage gain		1.55 V < V _{IN} < 40 V, 0 < I _{CDC} < 20 μA, V _{IMON} = 800 mV to 0	-55°C to +125°C	01	0.320	0.343	V/V
					0.333 typical		
Ripple rejection		V _{IN} = 1.9 V(AVG), V _{OUT} = 1 V, V _{RIPPLE} = 0.5 V _{PP} , f _{RIPPLE} = 120 Hz, I _{LOAD} = 2.1 A	-55°C to +125°C	01	65		dB
					80 typical		

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 8

TABLE I. Electrical performance characteristics – Continued. 1/

Test	Symbol	Conditions	Temperature, T _A	Device type	Limits		Unit
					Min	Max	
Internal current limit		V _{IN} = 1.55 V	-55°C to +125°C	01	2.2	2.9	A
					2.4 typical		
		V _{IN} = V _{OUT(NOMINAL)} + 0.55 V, ΔV _{OUT} = -5% <u>6/ 14/</u>			2.2		
ILIM threshold voltage		1.55 V < V _{IN} < 40 V	-55°C to +125°C	01	775	825	mV
					800 typical		
Input reverse leakage current		V _{IN} = -40 V, V _{OUT} = 0	-55°C to +125°C	01		2	mA
Reverse output <u>15/</u> current		V _{OUT} = 32 V, V _{IN} = 0, V _{SHDN} = 0	+25°C	01		10	μA
					1 typical		

See footnotes at end of table.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 9

TABLE I. Electrical performance characteristics – Continued. 1/

- 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.
- 2/ The device is tested and specified for these conditions with the SET pin connected to the OUT pin, $V_{OUT} = 0.4\text{ V}$.
- 3/ The device is tested and specified under pulse load conditions such that $T_J \cong T_A$. The device is 100% tested over the -55°C to $+125^\circ\text{C}$ operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than $+125^\circ\text{C}$.
- 4/ Maximum junction temperature limits operating conditions. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. Limit the output current range if operating at large input to output voltage differentials. Limit the input to output voltage differential if operating at maximum output current. Current limit foldback limits the maximum output current as a function of input to output voltage. See Current Limit versus $V_{IN} - V_{OUT}$ in the manufacturer's datasheet.
- 5/ Load regulation is Kelvin-sensed at the package.
- 6/ To satisfy minimum input voltage requirements, the device is tested and specified for these conditions with a $32\text{ k}\Omega$ resistor between OUT and SET for a 2 V output voltage
- 7/ The device requires a minimum load current to ensure proper regulation and stability.
- 8/ Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage equals: $(V_{IN} - V_{DROPOUT})$. For low output voltages and certain load conditions, minimum input voltage requirements limit dropout voltage. See the Minimum Input Voltage curve in the manufacturer's datasheet.
- 9/ GND pin current is tested with $V_{IN} = V_{OUT}(\text{NOMINAL}) + 0.55\text{ V}$ and PWRGD pin floating. GND pin current increases in dropout. See GND pin current curves in the Typical Performance Characteristics section and the manufacturer's data sheet.
- 10/ $\overline{\text{SHDN}}$ pin current flows into the $\overline{\text{SHDN}}$ pin.
- 11/ The TEMP output voltage represents the average die temperature next to the power transistor while the center of the transistor can be significantly hotter during high power conditions. Due to power dissipation and temperature gradients across the die, the TEMP output voltage measurement does not guarantee that absolute maximum junction temperature is not exceeded.
- 12/ The device is tested and specified for these conditions with the IMON and ILIM pins tied together.
- 13/ Output current sharing error is the difference in output currents of a slave relative to its master when two device regulators are paralleled. The device is tested as a slave with $V_{TRACK} = 0.693\text{ V}$, $R_{MON} = 330\ \Omega$ and $V_{SET} = 0.4\text{ V}$, conditions when an ideal master is outputting A. The specification limits account for the slave output tracking error from 2.1 A and the worst-case error that can be contributed by a master: the maximum deviation of V_{SET} from 0.4 V and IMON from 2.1 mA .
- 14/ The integrated circuit (IC) includes overtemperature protection circuitry that protects the device during momentary overload conditions. Junction temperature exceeds $+125^\circ\text{C}$ when the over temperature circuitry is active unless thermal limit is externally set by loading the TEMP pin. Continuous operation above the specified maximum junction temperature may impair device reliability.
- 15/ Reverse-output current is tested with the IN pin grounded and the OUT pin forced to a voltage. The current flows into the OUT pin and out of the GND pin.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 10

Case X




FIGURE 1. Case outline.

<p>DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/22602</p>
		<p>REV</p>	<p>PAGE 11</p>

Case X - continued

Symbol	Dimensions			
	Inches		Millimeters	
	Minimum	Maximum	Minimum	Maximum
A	---	.0433	---	1.10
A1	.002	.006	0.05	0.15
A2	.010 REF		0.25 REF	
b	.0077	.0118	0.195	0.30
b1	.022 REF		0.56 REF	
b2	.021 REF		0.53 REF	
c	.0035	.0079	0.09	0.20
D	---	.141	---	3.58
D1	.193	.201	4.90	5.10
E	---	.116	---	2.94
E1	.252 BSC		6.40 BSC	
E2	.169	.177	4.30	4.50
e	.0256 BSC		0.65 BSC	
L	.020	.030	0.50	0.75

NOTES:

1. Controlling dimensions are millimeter, inch dimensions are given for reference only.
2. Recommended minimum printed circuit board (PCB) metal size for exposed pad attachment.
3. Bottom exposed paddle may have metal protrusion in this area. This region must be free of any exposed traces or vias on PCB layout.
4. D1 and E1 dimensions do not include mold flash. Mold flash shall not exceed 0.150 mm (.006 inch) per side.

FIGURE 1. Case outline - Continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 12

Device type	01
Case outline	X
Terminal number	Terminal symbol
1	GND
2	IMON / ILIM
3	CDC
4	PPWRGD
5	SET
6	OUT
7	OUT
8	GND
9	GND
10	IN
11	IN
12	$\overline{\text{SHDN}}$
13	TEMP
14	TRACK
15	PWRGD
16	GND
17	Exposed pad

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 13

Terminal symbol	Description
GND	Ground. The exposed pad of the TSSOP package is an electrical connection to GND. To ensure proper electrical and thermal performance, tie the exposed pad or tab directly to the remaining GND pins of the relevant package and the PCB ground. GND pin current is typically 1.2 mA at zero load and increases to about 44 mA at full load.
IMON / ILIM	<p>IMON is the Output monitor. This pin sources a current equal to 1/1000 of output load current. Connecting a resistor from IMON to GND programs a load current dependent voltage for monitoring by an ADC. If IMON connects to ILIM, current limit is externally programmable.</p> <p>ILIM is the External current limit programming. This pin externally programs current limit if connected to IMON and a resistor to GND. Current limit activates if the voltage at ILIM equals 0.8 V. Current limit equals: $1000 \cdot (0.8 \text{ V} / R_{MON})$. An internal clamp typically limits the ILIM voltage to 1 V. If external current limit is set to less than 1 A, connect a series 1 kΩ-10 nF network in parallel with the RMON resistor for stability. Internal current limit foldback overrides externally programmed current limit if $V_{IN} - V_{OUT}$ differential voltage is excessive. If external current limit programming is not used, then ground this pin.</p>
CDC	<p>Cable drop compensation. Connecting a single resistor (RCDC) between the CDC and SET pins provides programmable cable drop compensation that cancels output voltage errors caused by resistive connections to the load. A resistor (RMON) from IMON to GND is also required to enable Cable Drop Compensation. Choose RMON first based on required current limit.</p> $R_{MON} = 0.8 \text{ V} \cdot 1000 / I_{LIM}$ <p>Calculate the value of RCDC with this formula:</p> $R_{CDC} = (R_{MON} \cdot R_{SET}) / (3000 \cdot R_{WIRE})$ <p>where RWIRE is the total cable or wire resistance to and from the load. From a practical application standpoint, manufacturer recommends limiting cable drop compensation to 20% of VOUT for applications needing good regulation. The limiting factor is variations in wire temperature as copper wire resistance changes about 19% for a 50°C temperature change. If output regulation requirements are loose (for example, when using a secondary regulator), cable drop compensation of up to 50% may be used.</p>
PPWRGD	<p>Power good threshold voltage programming. This pin is the input to the power good comparator. Connecting a resistor between OUT and RPWRGD programs an adjustable power good threshold voltage. The threshold voltage is 0.4 V on the RPWRGD pin, and a 50 μA current source is connected from RPWRGD to GND. If the voltage at RPWRGD is less than 0.4 V, the PWRGD flag asserts and pulls low. If the voltage at RPWRGD is greater than 0.4 V, the PWRGD flag de-asserts and becomes high impedance.</p> <p>For most applications, PWRGD is pulled high with a pull-up resistor.</p> <p>Calculate the value of RPWRGD with this formula:</p> $R_{PWRGD} = (X \cdot V_{OUT(NOMINAL)} - 0.4 \text{ V}) / 50 \mu\text{A}$ <p>where X is normally in the 85% to 95% range. A 17 μs deglitching filter suppresses false tripping of the PWRGD flag at the rising edge of PWRGD with instant reset. Hysteresis at the RPWRGD pin is typically 0.6% on the 0.4 V threshold and the 50 μA current source.</p>

FIGURE 2. Terminal connections. – continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 14

Terminal symbol	Description
SET	<p>Output voltage programming. This pin is the error amplifier's inverting terminal. It regulates to 0.4 V and a 50 μA current source is connected from SET to GND. Connecting a single resistor from OUT to SET programs output voltage.</p> <p>Calculate the value of the required resistor from the formula: $R_{SET} = (V_{OUT} - 0.4 \text{ V}) / 50 \mu\text{A}$.</p> <p>Connecting a capacitor in parallel with RSET provides output voltage soft start capability, improves transient response and decreases output voltage noise. The device error amplifier design is configured so that the regulator always operates in unity-gain.</p>
OUT	<p>Output. These pin(s) supply power to the load. Connect all OUT pins together on the package for proper operation. Stability requirements demand a minimum 10 μF ceramic output capacitor with an ESR less than 100 mΩ to prevent oscillations. Large load transients require larger output capacitance to limit peak voltage transients. Permissible output voltage range is 0.4 V to 32 V.</p> <p>The device requires a 1 mA minimum load current to ensure proper regulation and stability.</p>
IN	<p>Input. These pin(s) supply power to the device. Connect all IN pins together for proper operation. The device requires a local IN bypass capacitor if it is located more than a few inches from the main input filter capacitor. In general, battery output impedance rises with frequency, so adding a bypass capacitor in battery powered circuits is advisable. A 10 μF minimum input capacitor generally suffices. The IN pin(s) withstand a reverse voltage of 45 V. The device limits current flow and no negative voltage appears at OUT. The device protects itself and the load against batteries that are plugged in backwards</p>
$\overline{\text{SHDN}}$	<p>Shutdown/UVLO. Pulling the $\overline{\text{SHDN}}$ pin typically below 1 V puts the device into a low power state and turns the output off. Quiescent current in shut- down is typically less than 1 μA.</p> <p>The $\overline{\text{SHDN}}$ pin turn-on threshold is typically 1.22 V. This pin may either be used as a shutdown function or as an undervoltage lockout function. If using this pin as an undervoltage lockout function, use a resistor divider between IN and GND with the tap point tied to $\overline{\text{SHDN}}$. If using the pin as a shutdown function, drive the pin with either logic or an open-collector/drain with a pull-up resistor. The resistor supplies the pull-up current to the open-collector/drain logic, normally several microamperes, and the $\overline{\text{SHDN}}$ pin current, typically less than 10 μA at 6 V. If unused, connect the SHDN pin to IN.</p>

FIGURE 2. Terminal connections. – continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 15

Terminal symbol	Description
TEMP	<p>Die junction temperature. This pin outputs a voltage indicating the device average die junction temperature. At 25°C, this pin typically outputs 250 mV. The TEMP pin slope equals 10 mV/°C so that at 125°C, this pin typically outputs 1.25 V. This pin does not read temperatures less than 0°C. The TEMP pin is not meant to be an accurate temperature sensor, but is useful for debug, monitoring and calculating thermal resistance of the package mounted to the PCB. The TEMP pin also incorporates the ability to program a thermal limit temperature lower than the internal typical thermal shutdown temperature of 165°C. Tying a resistor from TEMP to GND programs the thermal limit temperature with a 100 µA trip point. Calculate the value of the resistor from the formula:</p> $R_{TEMP} = (T_{SHDN} \cdot (10 \text{ mV}/^{\circ}\text{C})) / 100 \mu\text{A}.$ <p>where TSHDN is the desired die thermal limit temperature.</p> <p>There are several degrees of hysteresis in the thermal shutdown that cycles the regulator output on and off. Limit the capacitance on the TEMP pin to less than 100 pF. To prevent saturation in the TEMP output device, ensure that VIN is higher than VTEMP by 250 mV.</p>
TRACK	<p>Track pin for paralleling. The TRACK pin allows multiple device to be paralleled in a master/ slave(s) configuration for higher output current applications. This also allows heat to be spread out on the PCB. This circuit technique does not require ballast resistors and does not degrade load regulation. Tying the TRACK pin of the slave device(s) to the I_{MON}/I_{LIM} pins of the master device enables this function. If the TRACK function is unused, TRACK is in a default clamped high state. A TRACK pin voltage below 1.2 V on slave device (s) shuts off the internal 50 µA reference current at SET such that only the 50 µA reference current of the master device is active. All SET pins must be tied together in a master/ slave configuration.</p>
PWRGD	<p>Power good flag. The PWRGD pin is an open-collector logic pin connected to the output of the power good comparator. PWRGD asserts low if the RPWRGD pin is less than 400 mV. The maximum low output level of 200 mV over temperature is defined for 200 µA of sink current. If RPWRGD is greater than 400 mV, the PWRGD pin de-asserts and becomes high impedance. The PWRGD pin may be pulled to 36 V without damaging any internal circuitry regardless of the input voltage.</p>

FIGURE 2. Terminal connections. – continued.

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 16




FIGURE 3. Block diagram.

<p>DLA LAND AND MARITIME COLUMBUS, OHIO</p>	<p>SIZE A</p>	<p>CODE IDENT NO. 16236</p>	<p>DWG NO. V62/22602</p>
		<p>REV</p>	<p>PAGE 17</p>

4. VERIFICATION

4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

5. PREPARATION FOR DELIVERY

5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 Suggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Vendor item drawing administrative control number ^{1/}	Device manufacturer CAGE code	Mode of transportation and quantity	Top side marking	Vendor part number
V62/22602-01XE	24355	Tube, 95 units	3086FE-EP	LT3086FE#Z-EP
		Reel, 2,500 units	3086FE-EP	LT3086FE#TRZ-EP

^{1/} The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices
 Route 1 Industrial Park
 P.O. Box 9106
 Norwood, MA 02062
 Point of contact: 20 Alpha Road
 Chelmsford, MA 01824-4123

DLA LAND AND MARITIME COLUMBUS, OHIO	SIZE A	CODE IDENT NO. 16236	DWG NO. V62/22602
		REV	PAGE 18