

14.0 GHz to 14.5 GHz, SATCOM, Ku Band Upconverter

FEATURES

- ► IF to Ku band upconverter with integrated PLL
- ► RF output frequency range: 14.0 GHz to 14.5 GHz
- ► Internal LO frequency range: 8.7 GHz to 10.7 GHz
- ► Noise floor density: <−140 dBm/Hz
- \triangleright Matched 50 Ω single-ended RF output and IF input
- ► On-chip power detector
- ► On-chip ADC
- ► Provides transmitter synthesizer lock detect
- ► Programmable at 20 MHz via 4-wire SPI interface
- ► Transmitter mute function
- \triangleright 40-lead, 6 mm \times 6 mm LFCSP package

APPLICATIONS

► SATCOM user terminals

GENERAL DESCRIPTION

The ADMV4630 is a Ku band upconverter optimized for various satellite communication (SATCOM) user terminals that operate in the 14.0 GHz to 14.5 GHz frequency range.

The ADMV4630 local oscillator (LO) signal is generated internally via the on-chip Integer N (INT) synthesizer. The internal synthesizer enables LO frequency coverage from 8.7 GHz to 10.7 GHz. The input intermediate frequency (IF) signals from 3 GHz to 5 GHz are upconverted to an RF of 14.0 GHz to 14.5 GHz. The chip includes filtering to attenuate both the LO feedthrough and unwanted lower sideband. The chip also includes a digital step attenuator at the IF input to provide up to 31 dB of gain control range with 1 dB steps to adjust for preceding cable losses. The transmitter output is automatically muted if the synthesizer becomes unlocked.

FUNCTIONAL BLOCK DIAGRAM

The digital serial peripheral interface (SPI) allows fast frequency and gain programming. In addition to the digital SPI control, an analog control pin (TX_MUTE) quickly powers down all circuits and places the receiver in standby mode for power saving. Another analog general-purpose input/output (AGPIO) pin can be used either as an input to be read by the on-chip analog-to-digital converter (ADC), or as an analog output for proportional to absolute temperature (PTAT) voltages. There are also three digital GPIO pins that output logic levels to control external devices using the SPI.

The ADMV4630 upconverter comes in a compact, thermally en-hanced, [6 mm × 6 mm, 40-lead lead frame chip scale package](#page-39-0) [\(LFCSP\)](#page-39-0). The ADMV4630 operates over the −40°C to +85°C case temperature range.

Rev. B

[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADMV4630.pdf&product=ADMV4630&rev=B)

[TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

SPECIFICATIONS

 $T_A = 25^{\circ}$ C, IF = 4 GHz, VCC = VCC_IF = VCC_VCO = VCC_CP = VCC_REF = VCC_SYN = VCC_SPI = VCC2RF = VCC1RF = 3.3 V, digital signal attenuation (DSA) Register 0x300 = 31, clock reference input power = 3 dBm, upper sideband selected, unless otherwise noted. VCC refers to the voltage of all VCC_xxx pins.

SPECIFICATIONS

Table 1. (Continued)

¹ dB/20 MHz is gain flatness over 20 MHz bandwidth.

² VCC_xxx = VCC_IF = VCC_VCO = VCC_CP = VCC_REF = VCC_SYN = VCC_SPI = VCC2RF = VCC1RF = 3.3 V.

ABSOLUTE MAXIMUM RATINGS

Table 2.

¹ Based on IPC/JEDEC J-STD-20 MSL classifications.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the junction to ambient (or die to ambient) thermal resistance measured in a one cubic foot sealed enclosure, and θ_{JC} is the junction to case (or die to package) thermal resistance.

Table 3. Thermal Resistance

¹ The thermal impedance simulated values are based on a JEDEC 2S2P test board with 6 mm × 6 mm thermal vias. Refer to JEDEC standard JESD51-2 for additional information.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² The cold plate of the θ_{JC} bottom is attached to the bottom side of the PCB using a 100 μm thermal interface material (TIM) (3.56 W/mK).

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 4. Pin Function Descriptions (Continued)

MINIMUM ATTENUATION PERFORMANCE: DSA (REGISTER 0X300) = 31

 T_A = 25°C, IF = 4 GHz, VCC = 3.3 V, clock reference input power = 3 dBm, upper sideband selected, unless otherwise noted.

Figure 3. Conversion Gain vs. RF Frequency over Temperature

Figure 4. Noise Floor Density vs. RF Frequency over Temperature

Figure 5. Output IP3 vs. RF Frequency over Temperature

Figure 6. Output P1dB vs. RF Frequency over Temperature

Figure 7. Sideband Rejection vs. RF Frequency over Temperature

Figure 8. Power Dissipation vs. RF Frequency over Temperature

Figure 9. Conversion Gain vs. IF Frequency over Temperature

Figure 10. Noise Floor Density vs. IF Frequency over Temperature

Figure 11. Output IP3 vs. IF Frequency over Temperature

Figure 12. Output P1dB vs. IF Frequency over Temperature

Figure 13. Sideband Rejection vs. IF Frequency over Temperature

Figure 14. Conversion Gain vs. VCC over Temperature

Figure 15. Noise Floor Density vs. VCC over Temperature

Figure 17. Output P1dB vs. VCC over Temperature

Figure 18. Sideband Rejection vs. VCC over Temperature

Figure 19. Conversion Gain and DSA Step Accuracy vs. DSA over Temperature

Figure 20. Noise Floor Density vs. DSA over Temperature

Figure 21. Output IP3 vs. DSA over Temperature

Figure 22. Output P1dB vs. DSA over Temperature

Figure 23. Sideband Rejection vs. DSA over Temperature

Figure 24. LO to RF Feedthrough vs. RF Frequency over Temperature

Figure 25. LO to IF Feedthrough vs. LO Frequency over Temperature

Figure 26. IF to RF Isolation vs. RF Frequency, IF = 3 GHz, 4 GHz, and 5 GHz

Figure 27. Phase Frequency Detector (PFD) Spurs vs. RF Frequency over Temperature

Figure 28. Temperature Sensor Output Voltage and ADC Readback vs. Temperature, LO Frequency = 10 GHz

Figure 29. Power Detector Output Voltage and ADC Readback vs. Output Power, LO Frequency = 10 GHz

Figure 30. Closed-Loop Phase Noise vs. Offset Frequency over Temperature, LO = 10 GHz

Figure 31. Closed-Loop Phase Noise vs. Offset Frequency over Reference Input Power

Figure 32. Closed-Loop Phase Noise vs. LO Frequency over Offset Frequency

Figure 33. Integrated Single Sideband Phase Noise vs. Reference Input Power over Temperature, 1 kHz to 125 MHz

Figure 34. Input Return Loss vs. IF Frequency over Temperature

Figure 35. Output Return Loss vs. RF Frequency over Temperature

MAXIMUM ATTENUATION PERFORMANCE: DSA (REGISTER 0X300) = 0

 T_A = 25°C, IF = 4 GHz, VCC = 3.3 V, clock reference input power = 3 dBm, and upper sideband selected, unless otherwise noted.

Figure 36. Conversion Gain vs. RF Frequency over Temperature

Figure 37. Noise Floor Density vs. RF Frequency over Temperature

Figure 38. Output IP3 vs. RF Frequency over Temperature

Figure 39. Output P1dB vs. RF Frequency over Temperature

Figure 40. Sideband Rejection vs. RF Frequency over Temperature

Figure 41. Power Dissipation vs. RF Frequency over Temperature

Figure 42. Conversion Gain vs. IF Frequency over Temperature

Figure 43. Noise Floor Density vs. IF Frequency over Temperature

Figure 44. Output IP3 vs. IF Frequency over Temperature

Figure 45. Output P1dB vs. IF Frequency over Temperature

Figure 46. Sideband Rejection vs. IF Frequency over Temperature

Figure 47. Conversion Gain vs. VCC Frequency over Temperature

Figure 48. Noise Floor Density vs. VCC over Temperature

Figure 50. Output P1dB vs. VCC over Temperature

Figure 51. Sideband Rejection vs. VCC over Temperature

Figure 52. LO to RF Feedthrough vs. RF Frequency over Temperature

Figure 53. LO to IF Feedthrough vs. LO Frequency over Temperature

Figure 54. IF to RF Isolation vs. RF Frequency, IF = 3 GHz, 4 GHz, and 5 GHz Figure 55. PFD Spurs vs. RF Frequency over Temperature, Measured from

the RF Output Power Level

SPURIOUS PERFORMANCE

 T_A = 25°C, IF = 4 GHz, VCC = 3.3 V, minimum attenuation (DSA $=$ 31), clock reference input power = 3 dBm, and upper sideband is selected. Mixer spurious products are measured in dBc from the RF output power level. Spur values are $(M \times IF) + (N \times LO)$.

M × N Spurious Outputs, RF = 14 GHz, LO = 10 GHz

M × N Spurious Outputs, RF = 14.25 GHz, LO = 10.25 GHz

M × N Spurious Outputs, RF = 14.5 GHz, LO = 10.5 GHz

REFERENCE INPUT STAGE

The reference input stage is shown in Figure 56 and can be driven by an external singled-ended 25 MHz source. Ensure the external dc block is used at the reference input.

REFERENCE DOUBLER, R COUNTER, AND REFERENCE DIVIDE BY 2

There is an internal reference multiply by 2 block (×2 doubler, see Figure 56) that generates higher phase frequency detector frequencies (f_{PFD}). Use the DOUBLER_EN bit (Register 0x20E, Bit 3) to enable the reference doubler.

There are two frequency dividers: a 5-bit R divider counter (1 to 32 allowed) and a divide by 2 block. These dividers divide the input reference frequency (f_{RFF}) down to produce a lower f_{PFD} . Set the R counter by using the R_DIV bit in Register 0x20C, Bits[4:0].

The reference divide by 2 block is enabled by using the RDIV2 EN in Register 0x20E, Bit 0.

Figure 56. Reference Input Path Block Diagram

INT MODE AND N COUNTER

The ADMV4630 synthesizer operates in INT mode.

The N counter allows a division ratio in the phase-locked loop (PLL) feedback path from the VCO. The division ratio is determined by the INT bit value. The applicable registers for setting the INT bit values are Register 0x200 and Register 0x201.

The INT value, in conjunction with the reference path, can generate VCO frequencies spaced by the resolution of the f_{PFD} .

The f_{PFD} is calculated from the reference frequency (f_{REF}) and the reference path configuration parameters with the following equation:

$$
f_{PFD} = f_{REF} \times \frac{1+D}{R \times (1+T)}
$$
 (1)

where:

D is the reference doubler bit (0 or 1).

R is the reference divide ratio of the binary, 5-bit programmable counter (1 to 31).

T is the reference divide by 2 bit (0 or 1).

The VCO frequency (f_{VCO}) is calculated with the following equation:

$$
f_{VCO} = \frac{f_{LO}}{2} = f_{PFD} \times N \tag{2}
$$

where:

fLO is the frequency of the LO driving the mixer.

N is the desired value of INT, where INT is the 16-bit integer value (0 to 65,535).

PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP (CP)

The PFD takes inputs from the R counter and N counter to produce an output that is proportional to the phase and frequency differences between the two counters. This proportional information is output to a CP circuit that generates current to drive an external loop filter, which is then used to appropriately increase or decrease the VTUNE tuning voltage.

Figure 57 shows a simplified schematic of the PFD and CP. U1 and U2 are two D type flip flops and U3 is an AGND gate. Note that the PFD includes a fixed delay element, which is used to ensure that there is no dead zone in the PFD transfer function for consistent reference spur levels.

Figure 57. PFD and CP Simplified Schematic

LOOP FILTER AND CHARGE PUMP CURRENT

Defining a loop filter for a PLL depends on several dynamics, such as the PFD frequency, the N counter value, the tuning sensitivity characteristics (k_{VCO}) of the VCO, and the selected CP current. A lower f_{PFD} allows the PLL to operate in INT mode, which can eliminate integer boundary spurs at the expense of higher in band phase noise performance. Given the trade-offs, care must be taken with frequency planning and f_{PFD} selection to ensure the appropriate in band phase noise performance is met with acceptable spur levels for the end application.

The loop filter that is implemented in the [EVAL-ADMV4630Z](https://www.analog.com/eval-admv4630) evaluation board is shown in Figure 58. The CP current (I_{CP}) is set by Register 0x22E. The default register value is recommended.

For additional guidance with loop filter simulations on the ADMV4630, contact Analog Devices, Inc., for technical support.

Figure 58. Recommended Loop Filter Schematic

ON-CHIP MUXOUT PIN

The MUXOUT pin allows access to various internal signals and provides a digital lock detect function. A diagram of the MUXOUT

pin output is shown in Figure 59. The state of the MUXOUT pin is determined from the MUX_SEL value in Register 0x24E.

Figure 59. MUXOUT Pin Diagram

ANALOG MUX BLOCK, AGPIO PIN, AND ADC

The on-chip AGPIO pin can be used either as an external analog input or output of the device analog multiplexer (mux) signal. When used as an input, the AGPIO signal is transferred to the on-chip analog multiplexer. The analog mux selects between the temperature sensor, the power detector, and the AGPIO signal. There is an on-chip ADC sampling the signals from analog mux.

To enable the ADC to sample the analog mux signal, take the following steps:

- **1.** Make sure the reference input is fed to the ADMV4630.
- **2.** Set Register 0x301, Bits[2:0] to 0, 110, or 111 to select between the temperature sensor, the power detector, or the AGPIO signal as the analog mux output. If the AGPIO signal is selected to sample the ADC, set Register 0x301, Bit 3 to 1. Setting this bit sets AGPIO as the external signal input.
- **3.** Set Register 0x302, Bits[3:0] to 0x00 to disable the ADC log scale and reset ADC.
- **4.** Set Register 0x302 Bits[1:0] to 0x03 to enable and start ADC sampling.
- **5.** Wait for 1 ms.
- **6.** Set Register 0x302, Bit 1 to 0.
- **7.** Read the ADC value from Register 0x304.
- **8.** Set Register 0x302, Bits[1:0] to 0x00 to turn off the ADC.

The default ADC input voltage range is 0 V to 1.1 V. If a higher input range is required, set Register 0x302, Bit 2 to 1 to halve the input voltage before sampling. The voltage range is then 0 V to 2.2 V.

Enable or disable the ADC output log scale by setting Register 0x302, Bit 3 to 1 or 0.

The AGPIO pin can also be used as an output to transfer the analog mux signal to the AGPIO pin. Take the following steps to set the AGPIO pin as the output:

- **1.** Set Register 0x301, Bit 3 to 0 to set the AGPIO pin as the output.
- **2.** Set the Register 0x301, Bits[2:0] value to 0 or 110 to set either the temperature sensor or the power detector as the analog mux output.
- **3.** Set Register 0x302, Bit 0 to 0 to turn off the ADC.

GPIOX PINS

There are three GPIOx pins, where x is 1, 2, or 3, for input/output control. Use Register 0x307 to set the GPIO settings and see the [Register Details](#page-24-0) section for more information.

DIGITAL LOCK DETECT AND MUTE_IF_UNLOCK BIT

The digital lock detect function that is output on the MUXOUT pin has two adjustable settings in Register 0x214. The first setting, LD_BIAS, adjusts an internal precision window and the second setting, LD_COUNT, adjusts the consecutive cycle count to declare the PLL lock. It is recommended to keep the default register value for these adjustable settings. The lock detect status can also be obtained from Register 0x24D, Bit 0.

The MUTE_IF_UNLOCK bit (Register 0x103, Bit 0) provides the function to mute the output if the PLL is unlocked. Set this bit to 1 to enable the mute function.

SIGNAL CHAIN BIAS, MASK, TX_MUTE PIN, AND TXON PIN

TXON and TX MUTE are two on-chip pins. These pins are signal masks commanding the chip to block or enable certain stages. These two pins can be pulled to high (3.3 V) or low (ground). Use Register 0x101, mute mask control, and Register 0x102, on mask control, to determine which stages in the signal path the two pins mask.

Register 0x100 (bias control), Register 0x101 (mute mask control), and Register 0x102 (on mask control) control the on and off status for each stage in the signal path.

Register 0x100 is a bias control register. Set each bit in this register to 1 or 0 to enable or disable the corresponding stage bias.

Register 0x101 is a mute mask control register. Set each bit in this register to 1 to allow the TX_MUTE pin to mask the corresponding stage.

For example, when the LO amplifier mute mask control bit is on (Bit 1 in Register 0x101 set to 1) and the TX_MUTE pin on the chip is pulled to high, the LO amplifier is blocked.

[Table 5](#page-21-0) is the truth table detailing how the TX_MUTE pin and mute mask control register work together to block signal stages. Note that the MUTE_IF_UNLOCKED bit, (Register 0x103, Bit 0) has the same muting effect as the TX MUTE pin when enabled.

Register 0x102 is an on mask control register. Set each bit in this register to 1 to allow the TXON pin to mask the corresponding stage. Note that for the TXON pin to work, the corresponding stage bias control in Register 0x100 must be on and the TX_MUTE pin and mute mask control must be disabled.

For example, when the LO amplifier on mask control bit is on by setting Register 0x102, Bit 1 to 1, and the on-chip TXON pin is pulled low, the LO amplifier is blocked.

[Table 6](#page-21-0) is the truth table detailing how the TXON pin and on mask control register work together to block the signal stages.

SPI CONFIGURATION

The ADMV4630 SPI configures the device for specific functions or operations via the 4-pin SPI port. This interface provides users with added flexibility and customization. The SPI consists of the following four control lines: SCLK, SDI, SDO, and CS. The ADMV4630 protocol consists of a write or read bit, followed by 15 register address bits and 8 data bits. The address field and data field are organized LSB first and end with the MSB.

Set the MSB to 0 for a write operation and set the MSB to 1 for a read operation.

The write cycle sampling must be performed on the rising edge of the SCLK control line. The 24 bits of the serial write address and data are shifted in on the SDI control line. The ADMV4630 input logic level for the write cycle supports a 3.3 V interface.

For a read cycle, the read/write (R/W) bit and the 15 bits of address shift in on the rising edge of the SCLK pin on the SDI pin. Then, eight bits of serial read data shift out on the SDO pin LSB first on the falling edge of SCLK. The output logic level for a read cycle is 3.3 V. The output drivers of the SDO are enabled after the last rising edge of SCLK of the instruction cycle and remain active until the end of the read cycle. When the CS pin is deasserted in a read operation, SDO returns to high impedance until the next read transaction. The \overline{CS} pin is active low and must be deasserted at the end of the write or read sequence.

An active low input on the \overline{CS} pin starts and gates a communication cycle. The CS pin allows multiple devices, not just the ADMV4630, to be used on the same serial communications lines. The SDO pin goes to a high impedance state when the input on the \overline{CS} pin is high. During the communication cycle, the \overline{CS} pin must stay low.

The SPI communications protocol follows the Analog Devices SPI standard. For more information, see the [ADI-SPI Serial Control](http://wiki.analog.com/_media/resources/technical-guides/adispi_rev_1p0_customer.pdf?doc=ADMV4630.pdf) [Interface Standard \(Rev 1.0\)](http://wiki.analog.com/_media/resources/technical-guides/adispi_rev_1p0_customer.pdf?doc=ADMV4630.pdf) guide.

VCO AUTOCALIBRATION AND AUTOMATIC LEVEL CONTROL

The multicore VCO uses an internal autocalibration and automatic level control (ALC) routine that optimizes the VCO settings for a user defined frequency and locks the PLL after the lower portion of the N counter integer value (Register 0x200) is programmed.

DOUBLE BUFFERED REGISTERS

Register 0x20C, Register 0x20E, and Register 0x201 are double buffered registers that take effect only after a write to the lower portion of the integer value (Register 0x200). Register 0x200 applies any changes to these double buffered registers and initiates the autocalibration routine.

The following steps describe the recommended programming sequence (users set the values) for double buffered registers:

- **1.** Program Register 0x20C.
- **2.** Program the RDIV2_EN bit (Register 0x20E, Bit 0).
- **3.** Program the DOUBLER_EN bit (Register 0x20E, Bit 3).
- **4.** Program Register 0x201.
- **5.** Program Register 0x200.

INITIALIZATION REGISTERS

Write the specified code to the following registers to initialize the device with maximum gain and LO at 10 GHz:

- **1.** Register 0x000 = 0x99
- **2.** Register 0x000 = 0x18
- **3.** Register 0x103 = 0x00
- **4.** Register 0x22B = 0x0B
- **5.** Register 0x22F = 0x27
- **6.** Register 0x30A = 0x00
- **7.** Register 0x309 = 0x88
- **8.** Register 0x30D = 0x09
- **9.** Register 0x30E = 0x09
- **10.** Register 0x300 = 0x1F

Table 5. Signal Stage Status Truth Table Using the TX_MUTE Pin and Mute Mask Control

¹ The 0 and 1 settings apply to all user specified bits in the listed register.

¹ The 0 and 1 settings apply to all user specified bits in the listed register.

REGISTER SUMMARY

Table 7. Register Summary

REGISTER SUMMARY

Table 7. Register Summary (Continued)

SPI CONFIGURATION REGISTER

Address: 0x000, Reset: 0x00, Name: SPI_CONFIG_1

Table 8. Bit Descriptions for SPI_CONFIG_1

Product ID Register (Lower Eight Bits)

Address: 0x004, Reset: 0x30, Name: PRODUCT_ID_L

6 5 4 3 2 1 $\overline{7}$ \bullet 0011100000

[7:0] PRODUCT_ID_L (R)
Product ID, lower 8 bits.

Table 9. Bit Descriptions for PRODUCT_ID_L

Product ID Register (Upper Eight Bits)

Address: 0x005, Reset: 0x46, Name: PRODUCT_ID_H

[7:0] PRODUCT_ID_H (R) Product ID, higher 8 bits.

Table 10. Bit Descriptions for PRODUCT_ID_H

Bias Control Register

Address: 0x100, Reset: 0xDF, Name: BIAS_CONTROL

Table 11. Bit Descriptions for BIAS_CONTROL

Mute Mask Control Register

Address: 0x101, Reset: 0xBF, Name: MUTE_MASK_CONTROL

Table 12. Bit Descriptions for MUTE_MASK_CONTROL

Table 12. Bit Descriptions for MUTE_MASK_CONTROL (Continued)

On Mask Control Register

Address: 0x102, Reset: 0xFF, Name: ON_MASK_CONTROL

Table 13. Bit Descriptions for ON_MASK_CONTROL

Mute IF Unlock Register

Address: 0x103, Reset: 0x01, Name: MUTE_UNLOCK

$$
[7:1]
$$
 RESERVED\n

7	6	5	4	3	2	1
0	0	0	0	0	1	
1	0	0	0	1		
2	0	0	0	0	1	

\n1

\

Table 14. Bit Descriptions for MUTE_UNLOCK

Integer Register (Lower Eight Bits)

Address: 0x200, Reset: 0x90, Name: INT_L

[7:0] INT[7:0] (R/W) Integer N Word, 16-bit, double buffered.

Table 15. Bit Descriptions for INT_L

Integer Register (Upper Eight Bits)

Address: 0x201, Reset: 0x01, Name: INT_H

[7:0] INT[15:8] (R/W) Integer N Word, 16-bit, double buffered.

Table 16. Bit Descriptions for INT_H

Synthesizer Configuration Register

Address: 0x20B, Reset: 0x01, Name: SYNTH

Table 17. Bit Descriptions for SYNTH

Reference Divider Register

Address: 0x20C, Reset: 0x01, Name: R_DIV

Table 18. Bit Descriptions for R_DIV

Reference Configuration Register

Address: 0x20E, Reset: 0x04, Name: REFERENCE

Table 19. Bit Descriptions for REFERENCE

Lock Detect Configuration Register

Address: 0x214, Reset: 0x48, Name: LOCK_DETECT_CONFIG

Table 20. Bit Descriptions for LOCK_DETECT_CONFIG

Synthesizer Lock Timeout Register

Address: 0x218, Reset: 0x1F, Name: SYNTH_LOCK_TIMEOUT

Table 21. Bit Descriptions for SYNTH_LOCK_TIMEOUT

VCO Timeout Register (Lower Eight Bits)

Address: 0x21C, Reset: 0x19, Name: VCO_TIMEOUT_L

[7:0] VCO_TIMEOUT[7:0] (R/W) Main VCO calibration timeout.

Table 22. Bit Descriptions for VCO_TIMEOUT_L

VCO Timeout Register (Upper Two Bits)

Address: 0x21D, Reset: 0x00, Name: VCO_TIMEOUT_H

Table 23. Bit Descriptions for VCO_TIMEOUT_H

VCO Band Divider Register

Address: 0x21E, Reset: 0x10, Name: VCO_BAND_DIV

[7:0] VCO_BAND_DIV (R/W)
VCO band select divider.

Table 24. Bit Descriptions for VCO_BAND_DIV

Multifunction Synthesizer Configuration Register

Address: 0x22B, Reset: 0x09, Name: MULTI_FUNC_SYNTH_CTRL_022B

Table 25. Bit Descriptions for MULTI_FUNC_SYNTH_CTRL_022B

Charge Pump Current Register

Address: 0x22E, Reset: 0x0E, Name: CP_CURR

Table 26. Bit Descriptions for CP_CURR

Table 26. Bit Descriptions for CP_CURR (Continued)

Bleed Current Register

Address: 0x22F, Reset: 0x08, Name: BICP

 $0x^{27}$.

Table 27. Bit Descriptions for BICP

Lock Detect Register

Address: 0x24D, Reset: 0x00, Name: LOCK_DETECT

Table 28. Bit Descriptions for LOCK_DETECT

Muxout Select Register

Address: 0x24E, Reset: 0x00, Name: MUXOUT

Table 29. Bit Descriptions for MUXOUT

Table 29. Bit Descriptions for MUXOUT (Continued)

DSA Control Register

Address: 0x300, Reset: 0x00, Name: DSA_CONTROL

Table 30. Bit Descriptions for DSA_CONTROL

AGPIO Control Register

Address: 0x301, Reset: 0x00, Name: AGPIO_CONTROL

Table 31. Bit Descriptions for AGPIO_CONTROL

ADC Control Register

Address: 0x302, Reset: 0xCA, Name: ADC_CONTROL

[7:4] SEL_ADC_CLKDIV (R/W) ADC clock = reference input frequency/(2xSEL_ADC_CLKDIV).

[3] SEL_ADC_LOG_SCALE (R/W)

ADC output log scale control bit.

[2] SEL_ADCHALF (R/W)

ADC input divided by 2.

Enables ADC. [1] ADC_START (R/W) Rising edge triggers the ADC conversion

 $[0]$ EN_ADC (R/W)

Table 32. Bit Descriptions for ADC_CONTROL

ADC Status Register

Address: 0x303, Reset: 0x01, Name: ADC_STATUS

Table 33. Bit Descriptions for ADC_STATUS

ADC Data Register

Address: 0x304, Reset: 0xEF, Name: ADC_DATA

Table 34. Bit Descriptions for ADC_DATA

GPIO Write Register

Address: 0x305, Reset: 0x00, Name: GPIO_WRITEVALS

Table 35. Bit Descriptions for GPIO_WRITEVALS

GPIO Read Register

Address: 0x306, Reset: 0x0E, Name: GPIO_READVALS

Table 36. Bit Descriptions for GPIO_READVALS

GPIO Control Register

Address: 0x307, Reset: 0x00, Name: GPIO_CONTROL

Table 37. Bit Descriptions for GPIO_CONTROL

RF Bias Control 1 Register

Address: 0x308, Reset: 0x08, Name: RFBIAS_CONTROL1

Table 38. Bit Descriptions for RFBIAS_CONTROL1

RF Bias Control 2 Register

Address: 0x309, Reset: 0x88, Name: RFBIAS_CONTROL2

Table 39. Bit Descriptions for RFBIAS_CONTROL2

RF Bias Control 3 Register

Address: 0x30A, Reset: 0x88, Name: RFBIAS_CONTROL3

Table 40. Bit Descriptions for RFBIAS_CONTROL3

Detector Control Register

Address: 0x30C, Reset: 0x00, Name: DETECTOR_CONTROL

[7:5] RESERVED

[4:0] SEL_DET_TRIM (R/W) Detector calibration trim.

Table 41. Bit Descriptions for DETECTOR_CONTROL

 00000000000

Mixer Bias Control 1 Register

Address: 0x30D, Reset: 0x08, Name: MIXER_CONTROL1

Table 42. Bit Descriptions for MIXER_CONTROL1

Mixer Bias Control 2 Register

Address: 0x30E, Reset: 0x08, Name: MIXER_CONTROL2

Table 43. Bit Descriptions for MIXER_CONTROL2

OUTLINE DIMENSIONS

For the latest package outline information and land patterns (footprints), go to [Package Index.](https://www.analog.com/en/design-center/packaging-quality-symbols-footprints/package-index.html)

Updated: June 30, 2023

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

EVALUATION BOARDS

 $1 Z =$ RoHS Compliant Part.

