

MAX22211

36V, 3.8A Two H-Bridge for Dual Brushed or Single Stepper Motor Drive

General Description

The MAX22211 is a dual 36V, 3.8A_{MAX} H-bridge. It can be used to drive two brushed DC motors or a single stepper motor. The H-bridge FETs have very low impedance resulting in high driving efficiency and low heat generation. The typical total R_{ON} (high-side + low-side) is 0.25Ω. Each H-bridge can be individually pulse-width modulation (PWM)-controlled using three logic inputs (DIN1, DIN2, EN).

The MAX22211 features an accurate current drive regulation (CDR) which can be used to limit the start-up current of a brushed DC motor or to control the phase current for stepper operation. The bridge output current is sensed by a non-dissipative integrated current sensing (ICS) and it is then compared with user configurable threshold (I_{TRIP}). When the bridge current exceeds the I_{TRIP} threshold, the device enforces the decay for a fixed OFF-time (t_{OFF}). Four different Decay methods are supported (Slow Decay, Fast Decay, and two Mixed Decay modes). The non-dissipative ICS eliminates bulky external power resistors which are normally required for this function resulting in a dramatic space and power saving compared with mainstream applications using external sense resistors.

The internally measured current of the two full bridges are mirrored on pins ISENA and ISENB. By connecting external resistors to these pins to GND, voltages proportional to the motor currents are generated. The voltage across these external resistors can be used as inputs to analog-to-digital converters (ADCs) of an external motor controller if the motion control algorithm requires the load current or torque information.

In addition, two open-drain output pins (CDRA, CDRB) are asserted every time the internal current regulation takes control of the driver. This allows the external controller to monitor the activity of the internal current loop.

The maximum user configurable current regulation threshold (I_{TRIP_MAX}) can be set up to 3.8A and is limited by the Overcurrent Protection (OCP). The I_{TRIP} current thresholds can be set independently for the two full bridges by connecting external resistors from pins REFA and REFB to GND. Because of thermal considerations, the recommended maximum RMS current for standard four-layer PCBs is 2A_{RMS} per H-bridge.

The MAX22211 features OCP, thermal shutdown (TSD), and undervoltage lockout (UVLO) protection. An open-drain active low FAULT pin is activated every time a fault condition is detected. During TSD and UVLO events, the driver is three-stated until normal operations are restored.

The MAX22211 is available in a small TQFN32 5mm x 5mm package or a TSSOP28 4.4mm x 9.7mm package.

Applications

- Stepper-Motor Driver
- Brushed DC Motor Driver
- Solenoid Driver
- Latched Valves

Benefits and Features

- Two H-Bridges with +36V Maximum Operating Voltage
 - Total R_{ON} (High-Side + Low-Side): 250mΩ Typical (T_A = 25°C)
- Current Ratings per H-Bridge (Typical at T_A = 25°C)
 - I_{TRIP_MAX} = 3.8A (Maximum Current Setting for Internal Current Drive Regulation)
 - I_{RMS} = 2A_{RMS} (Recommended Maximum RMS Current per Full Bridge)
- Integrated Current Drive Regulation
 - ICS Eliminates Bulky External Resistors and Improves Efficiency
 - Current Drive Regulation Monitor Output Pins (CDRA, CDRB)
 - Four Decay Modes Supported (Slow Decay, Fast Decay, and two Mixed Decays)
 - Half Full Scale (HFS) Pin to Improve Current Control Accuracy in the Low Current Range
- Current Sense Output (Current Monitor)
- Fault Indicator Pin (FAULT)
- Low-Power Mode (Sleep Mode)
- Protections
 - OCP for Each Individual Channel
 - UVLO
 - TSD T_J = 165°C
- TQFN32 5mm x 5mm Package and TSSOP28 4.4mm x 9.7mm Package

Simplified Block Diagram




TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	2
Absolute Maximum Ratings	6
Package Information	6
TQFN 32 - 5mm x 5mm	6
TSSOP 28 - 4.4mm x 9.7mm	6
Electrical Characteristics	6
Typical Operating Characteristics	10
Pin Configurations	11
TQFN Pin Configuration	11
TSSOP Pin Configuration	12
Pin Description	12
Functional Diagrams	14
Diagram	14
Detailed Description	15
Sleep Mode (SLEEP Pin)	15
PWM Control	15
Current Sense Output (ISEN) - Current Monitor	15
Current Drive Regulation	18
Setting the Current Regulation Threshold – I_{TRIP}	18
CDR Open-Drain Output	19
Setting the Decay Mode	20
Protections	21
Overcurrent Protection	21
Thermal Shutdown Protection	21
Undervoltage Lockout Protection	21
Typical Application Circuits	22
Application Diagram	22
Ordering Information	23
Revision History	24

LIST OF FIGURES

Figure 1. ISEN Current 17
Figure 2. CDR Monitor Timing Diagram 20

LIST OF TABLES

Table 1. MAX22211 Truth Table	15
Table 2. HFS Truth Table	18
Table 3. Decay Mode Truth Table	20

Absolute Maximum Ratings

V_M to GND	-0.3V to +42V	ISEN_ to GND.....	-0.3V to min (+2.2V, $V_{DD} + 0.3V$)
V_{DD} to GND.....	-0.3V to min (+2.2V, $V_M + 0.3V$)	DIN_ to GND.....	-0.3V to +6V
PGND to GND	-0.3V to +0.3V	EN_ to GND.....	-0.3V to +6V
OUT_.....	-0.3V to $V_M + 0.3V$	HFS to GND.....	-0.3V to +6V
V_{CP} to GND.....	$V_M - 0.3V$ to min (+42V, $V_M + 6V$)	DECAY_ to GND.....	-0.3V to +6V
CP ₂ to GND	-0.3V to min (+42V, $V_M + 0.3V$)	SLEEP to GND	-0.3V to min (+42V, $V_M + 0.3V$)
CP ₁ to GND	$V_M - 0.3V$ to min (+42V, $V_M + 6V$)	Operating Temperature Range	-40°C to 125°C
FAULT to GND	-0.3V to +6V	Junction Temperature	+160°C
CDR_ to GND.....	-0.3V to +6V	Storage Temperature Range	-65°C to +150°C
REF_ to GND	-0.3V to min (+2.2V, $V_{DD} + 0.3V$)	Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

TQFN 32 - 5mm x 5mm

Package Code	T3255-8C
Outline Number	21-0140
Land Pattern Number	90-0013
Thermal Resistance, Single-Layer Board:	
Junction to Ambient (θ_{JA})	47°C/W
Junction to Case (θ_{JC})	1.7°C/W
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ_{JA})	29°C/W
Junction to Case (θ_{JC})	1.7°C/W

TSSOP 28 - 4.4mm x 9.7mm

Package Code	U28E+5C
Outline Number	21-0108
Land Pattern Number	90-0147
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ_{JA})	24.65
Junction to Case (θ_{JC})	1.52

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

($V_M = +4.5V$ to +36V, $R_{REF} =$ from 12k Ω to 72k Ω , Typical values are $T_A = 25^\circ C$ and $V_M = +24V$, Limits are 100% tested at $T_A = +25^\circ C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Supply Voltage Range	V_M		4.5		36	V

Electrical Characteristics (continued)

($V_M = +4.5V$ to $+36V$, $R_{REF} =$ from $12k\Omega$ to $72k\Omega$, Typical values are $T_A = 25^\circ C$ and $V_M = +24V$, Limits are 100% tested at $T_A = +25^\circ C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Sleep Mode Current Consumption	I_{VM}	$\overline{SLEEP} =$ logic low		4	11	μA
Quiescent Current Consumption	I_{VM}	$\overline{SLEEP} =$ logic high		2	4	mA
1.8V Regulator Output Voltage	V_{VDD}	$V_M = +4.5V$, $I_{LOAD} =$ internal consumption	1.74	1.8	1.86	V
V_{DD} Current Limit	$I_{V18(LIM)}$		20			mA
V_{DD} UVLO Rising	UVLOV18R	V_{DD} rising	1.59	1.65	1.69	V
V_{DD} UVLO Falling	UVLOV18F	V_{DD} falling	1.535	1.58	1.635	V
Charge Pump Voltage	V_{CP}			$V_M + 2.7$		V
LOGIC LEVEL INPUTS-OUTPUTS						
Input Voltage Level - High	V_{IH}		1.2			V
Input Voltage Level - Low	V_{IL}				0.65	V
Input Hysteresis	V_{HYS}			110		mV
Pulldown Current	I_{PD}	To GND	16	34	50	μA
Open-Drain Output Logic-Low Voltage	V_{OL}	$I_{LOAD} = 5mA$			0.2	V
Open-Drain Output Logic-High Leakage Current	I_{OH}	$V_{PIN} = 3.3V$	-1		1	μA
\overline{SLEEP} Voltage Level High	$V_{IH}(\overline{SLEEP})$		0.9			V
\overline{SLEEP} Voltage Level Low	$V_{IL}(\overline{SLEEP})$				0.6	V
\overline{SLEEP} Pulldown Input Resistance	$R_{PD}(\overline{SLEEP})$		0.8	1.5		M Ω
OUTPUT SPECIFICATIONS						
Output ON-Resistance Low-Side	$R_{ON(LS)}$	HFS = logic low		0.125	0.22	Ω
		HFS = logic high		0.22	0.42	
Output ON-Resistance High-Side	$R_{ON(HS)}$			0.125	0.22	Ω
Output Leakage	I_{LEAK}	Driver OFF	-5		5	μA
Dead Time	t_{DEAD}			100		ns
Output Slew Rate	SR			200		V/ μs
PROTECTION CIRCUITS						
Overcurrent Protection Threshold	OCP		3.8			A
Overcurrent Protection Blanking Time	t_{OCP}		1	2.2	3.2	μs
Autoretry OCP Time	t_{RETRY}			3		ms

Electrical Characteristics (continued)

($V_M = +4.5V$ to $+36V$, $R_{REF} =$ from $12k\Omega$ to $72k\Omega$, Typical values are $T_A = 25^\circ C$ and $V_M = +24V$, Limits are 100% tested at $T_A = +25^\circ C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
UVLO Threshold on V_M	UVLO	V_M rising	3.85	4	4.15	V
UVLO Threshold on V_M Hysteresis	UVLO _{HYS}			0.12		V
Thermal Protection Threshold Temperature	TSD			165		$^\circ C$
Thermal Protection Temperature Hysteresis	TSD _{HYS}			20		$^\circ C$
CURRENT REGULATION						
REF Output Voltage	V_{REF}		0.882	0.9	0.918	V
I_{TRIP} Current Regulation Constant	K_{IFS}	HFS = logic low		36		KV
		HFS = logic high		18.4		
Current Trip Regulation Accuracy	DITRIP1	HFS = logic low, $I_{OUT} = 1.1A$ to $3A$, GBD	-5	0.4	5	%
		HFS = logic high, $I_{OUT} = 0.55A$ to $1.5A$, GBD	-5	0.4	5	
	DITRIP2	HFS = logic low, $I_{OUT} = 0.5A$ to $1.1A$, GBD	-10	0.5	10	
		HFS = logic high, $I_{OUT} = 0.25A$ to $0.55A$, GBD	-10	0.5	10	
Fixed OFF – Time Internal	t_{OFF}		16	20	24	μs
PWM Blanking Time	t_{BLK}		1.4	2.8	4	μs
CURRENT SENSE MONITOR						
ISEN_ Voltage Range	ISEN	Voltage Range at pin ISEN	0		1.1	V
Current Monitor Scaling Factor	K_{ISEN}	HFS = logic low. See the I_{SEN} Output Current Equation in the Current-Sense Output (CSO) - Current Monitor section.		7500		A/A
		HFS = logic high. See the I_{SEN} Output Current Equation in the Current-Sense Output (CSO) - Current Monitor section.		3840		
Current Monitor Accuracy	DKISEN ₁	HFS = logic low, $I_{OUT} = 0.7A$ to $3A$, GBD	-5	0.4	+5	%
		HFS = logic high, $I_{OUT} = 0.35A$ to $1.5A$, GBD	-5	0.4	+5	
	DKISEN ₂	HFS = logic low, $I_{OUT} = 0.4A$ to $0.7A$, GBD	-10	0.6	+10	
		HFS = logic high, $I_{OUT} = 0.2A$ to $0.35A$, GBD	-10	0.6	+10	
Current Sense Output -3dB Small Signal Bandwidth	BW			400		KHz
FUNCTIONAL TIMINGS						
Sleep Time	t_{SLEEP}	$\overline{SLEEP} =$ logic high to $OUT_tristate$			150	μs
Wakeup Time from Sleep	t_{WAKE}	$\overline{SLEEP} = 0$ to normal operation			3	ms









Electrical Characteristics (continued)

($V_M = +4.5V$ to $+36V$, $R_{REF} =$ from $12k\Omega$ to $72k\Omega$, Typical values are $T_A = 25^\circ C$ and $V_M = +24V$, Limits are 100% tested at $T_A = +25^\circ C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Enable Time	t_{EN}	Time from EN pin rising edge to driver on			0.4	μs
Disable Time	t_{DIS}	Time from EN pin falling edge to driver off			0.6	μs


Typical Operating Characteristics

($V_M = +4.5V$ to $+36V$; $T_A = 25^\circ C$ unless otherwise noted.)




Pin Configurations

TQFN Pin Configuration



TSSOP Pin Configuration



Pin Description


PIN		NAME	FUNCTION	TYPE
TQFN	TSSOP			
30	1	REFA	Programmable Current Analog Input. Connect a resistor from REFA to GND to set the current regulation threshold for Full Bridge A	Analog Input
29	28	REFB	Programmable Current Analog Input. Connect a resistor from REFB to GND to set the current regulation threshold for Full Bridge B	Analog Input
26	25	$\overline{\text{FAULT}}$	Open-Drain Output. Active Low Fault Indicator.	Open Drain Output
10, 11	13, 14	CDR_	Open-Drain Output. Current Drive Regulator Monitor Output.	Open Drain Output
4	7	AGND	Analog Ground. Connect to Ground Plane.	GND
19, 22	20, 23	V_M	Supply Voltage Input. Connect a V_M rated 1 μ F (minimum) SMD capacitor from V_M to GND close to the device, and a 10 μ F (minimum) electrolytic bypass capacitor from V_M to GND. Higher values can be considered depending on application requirements.	Supply
5	8	V_{DD}	1.8V LDO Output. Connect a 2.2 μ F capacitor from the V_{DD} pin to GND close to the device.	Output
18, 20, 21, 23	19, 21, 22, 24	OUT_	Driver Output Pin.	Output

Pin Description (continued)

PIN		NAME	FUNCTION	TYPE
TQFN	TSSOP			
27, 28	26, 27	ISEN_	Current Sense Output Monitor.	Output
2, 3, 7, 8	5, 6, 10, 11	DIN_	CMOS PWM Input	Logic Input
1, 6	4, 9	EN_	Logic Input Pin. Enable Pin	Logic Input
15	18	V _{CP}	Charge Pump Output. Connect a 1μF capacitor between V _{CP} and V _M as close as possible to the device.	Output
14	17	C _{P1}	Charge Pump Flying Capacitor Pin1. Connect a 22nF capacitor between CP1 and CP2 as close as possible to the device.	Output
13	16	C _{P2}	Charge Pump Flying Capacitor Pin2. Connect a 22nF capacitor between CP1 and CP2 as close as possible to the device.	Output
12	15	$\overline{\text{SLEEP}}$	Active Low Sleep Pin.	Logic Input
31, 32	2, 3	DECAY_	Logic Input. Set the Decay Mode.	Logic Input
9	12	HFS	Logic Input. Set Output Current Full scale.	Logic Input
16, 17, 24, 25	—	NC	No Connection. Not internally connected.	
EP	EP	PGND	Power GND. Connect to Ground Plane. The thermal PAD (EP) is also the electrical power GND pin and must be properly connected to GND.	

Functional Diagrams

Diagram



Detailed Description

The MAX22211 is a dual 36V, 3.8A_{MAX} H-bridge. It can be used to drive two brushed DC motors or a Single Stepper Motor. The H-bridge FETs have very low impedance resulting in high driving efficiency and lower heat generation. The typical total R_{ON} (high-side + low-side) is 0.25Ω. Each H-bridge can be individually PWM-controlled using three logic inputs (DIN1, DIN2, EN).

The MAX22211 features an accurate CDR which can be used to limit the start-up current of a brushed DC motor or to control the phase current for stepper operation. The bridge output current is sensed by a non-dissipative ICS and it is then compared with user configurable threshold (I_{TRIP}). When the bridge current exceeds the I_{TRIP} threshold, the device enforces the decay for a fixed OFF-time (t_{OFF}). Four different Decay methods are supported (Slow Decay, Fast Decay, and two Mixed Decay modes). The non-dissipative ICS eliminates bulky external power resistors which are normally required for this function resulting in a dramatic space and power saving compared with mainstream applications using external sense resistors.

The internally measured current of the two full bridges are mirrored on pins ISENA and ISENB. By connecting external resistors to these pins to GND, voltages proportional to the motor currents are generated. The voltage across these external resistors can be used as inputs to ADCs of an external motor controller if the motion control algorithm requires the load current or torque information.

In addition, two open-drain output pins (CDRA, CDRB) are asserted every time the internal current regulation takes control of the driver. This allows the external controller to monitor the activity of the internal current loop.

The maximum user configurable current regulation threshold (I_{TRIP_MAX}) can be set up to 3.8A and is limited by the OCP. The I_{TRIP} current thresholds can be set independently for the two full bridges by connecting external resistors from pins REFA and REFB to GND. Due to thermal considerations, the recommended maximum RMS current for standard four-layer PCBs is 2A_{RMS} per H-bridge.

The MAX22211 features OCP, TSD, and UVLO protection. An open-drain active low $\overline{\text{FAULT}}$ pin is activated every time a fault condition is detected. During TSD and UVLO events, the driver is three-stated until normal operations are restored.

The MAX22211 is available in a small TQFN32 5mm x 5mm package or a TSSOP28 4.4mm x 9.7mm package.

Sleep Mode ($\overline{\text{SLEEP}}$ Pin)

Drive the $\overline{\text{SLEEP}}$ pin low to enter in the lowest power mode with less than 11μA current consumption from V_M. All outputs are tristated and the internal circuits are biased off. The charge pump is also disabled. A pulldown resistor is connected between $\overline{\text{SLEEP}}$ and GND to ensure the part is disabled whenever this pin is not actively driven. Waking up from sleep mode to normal mode takes up to 3ms maximum.

PWM Control

When the bridge current is below the programmed threshold (i.e., I_{BRIDGE} < I_{TRIP}), each H-bridge is controlled by three logic inputs (DIN1_, DIN2_, EN_). The PWM techniques can be used to vary the output duty cycle and implement motor control. [Table 1](#) shows the control Truth Table.

Table 1. MAX22211 Truth Table

EN_	DIN1_	DIN2_	OUT1_	OUT2_	DESCRIPTION
0	X	X	High-Z	High-Z	H-bridge disabled. High impedance (HiZ)
1	0	0	L	L	Brake Low; Slow Decay
1	1	0	H	L	Reverse (Current from OUT1_ to OUT2_)
1	0	1	L	H	Forward (Current from OUT2_ to OUT1_)
1	1	1	H	H	Brake High; Slow Decay

Current Sense Output (ISEN) - Current Monitor

Currents proportional to the phase currents are mirrored to pins ISENA and ISENB for the A and B H-bridges, respectively. The current is sensed when one of the two low-side FETs sink the output current, and it is therefore

meaningful during both the Energizing (t_{ON}) phase and the Brake (Slow Decay) phase. In Fast Decay the current is not monitored and ISEN_ outputs a zero current.

The following equation shows the relationship between the current sourced at ISEN and the output current.

$$I_{ISEN}(A) = \frac{I_{OUT}(A)}{K_{ISEN}}$$

Equation - ISEN Output Current

in which K_{ISEN} represents the current scaling factor between the output current and its replica at pin ISEN. The K_{ISEN} is typically 7500 A/A (with HFS logic low). For example, if the instantaneous output current is 2A, the current sourced at ISEN is 266 μ A.

[Figure 1](#) shows an idealized behavior of the ISEN current when Slow or Fast Decay are used. Blanking times, delays, and rise/fall edges have been ignored.




Figure 1. ISEN Current

By connecting an external signal resistor, R_{ISEN} , between the ISEN_ pin and GND, a voltage proportional to the motor current is generated. The voltage across the R_{ISEN} resistor can be input into the ADC of an external controller in applications in which the motor control algorithm requires the current/torque information. The system designer can choose a R_{ISEN} value so that the peak voltage meets the ADC full-scale requirement. The following equation shows the design formula to calculate R_{ISEN} once the ADC full-scale voltage (V_{FS}) and the maximum operating current (I_{MAX}) are known.

$$R_{ISEN}(\Omega) = K_{ISEN} \times \frac{V_{FS}(V)}{I_{MAX}(A)}$$

Equation - RISEN Setting

For example, if the ADC operates up to 1V FS and the maximum operating output current is 2A, then R_{ISEN} would be $7500 \times 1V/2A = 3.75k\Omega$.

The R_{ISEN} value also sets the output impedance of the Current Sense Output circuit (ISEN output impedance). Normally, the input impedance of the ADC is much higher than R_{ISEN} enabling a direct connection to the ISEN pin without attenuation. In case a low input impedance ADC is used, a pre-amplifier (buffer) could be required.

The Current Sense Output circuit bandwidth and step response performances (see Specifications) ensure that the current monitor tracks the driver current in PWM motor drive applications.

Current Drive Regulation

The MAX22211 features embedded CDR. The embedded CDR provides an accurate control of the current flowing into the motor windings. The bridge current is sensed by non-dissipative ICS and it is then compared with the threshold current (I_{TRIP}). As soon as the bridge current exceeds the threshold, the device enforces slow decay for a fixed OFF-time (t_{OFF}). Once t_{OFF} has elapsed, the driver is re-enabled for the next PWM cycle. During current regulation, the PWM duty cycle and frequency depend on the supply voltage, motor inductance, and motor speed and load conditions.

Setting the Current Regulation Threshold – I_{TRIP}

Connect resistors from REFA and REFB to GND to set the current regulation thresholds for Full Bridge A and Full Bridge B, respectively (I_{TRIPA} , I_{TRIPB}).

The following equation shows the typical I_{TRIP} current as a function of the $R_{REF_}$ shunt resistor connected to pin $REF_$.

$$I_{TRIP} = \frac{K_{IFS}(kV)}{R_{REF}(k\Omega)} \times HFS(\%)$$

The proportionality constant K_{IFS} is typically 36kV when HFS is logic low and 18.4kV when HFS is logic high. The external resistor R_{REF} can range between 9.5k Ω and 72k Ω .

The HFS depends on the status of the Logic Input pin HFS. When HFS is set logic low, the scalar coefficient is 100% and the power FETs $R_{DS(ON)}$ is set to a minimum 0.25 Ω (high-side + low-side). When the HFS is set logic high, the scalar coefficient is 50% and the power FETs have higher $R_{DS(ON)}$ of 0.375 Ω (high-side + low-side). This setting is recommended for applications in which the maximum current does not exceed 1.9A and high accuracy at low current is desirable.

The [Table 2](#) summarizes the HFS settings.

Table 2. HFS Truth Table

HFS	I_{TRIP} (%)	MAXIMUM OUTPUT CURRENT	TYPICAL $R_{DS(ON)}$ (HIGH-SIDE + LOW-SIDE)	NOTES
0	100%	3.8A	0.25 Ω	Optimized efficiency and extended operating range up to 3.8A _{MAX}
1	50%	1.9A	0.375 Ω	Reduced operating range up to 1.9A _{MAX} . Improved current accuracy control in the bottom end of the current range

Thermal constraints and limitations must be carefully considered when setting the I_{TRIP} current threshold. These constraints depend on the PCB layout, ground plane thickness, number of layers, air ventilation, heat sinks, number of thermal vias, maximum ambient temperature, etc. A maximum of 2A_{RMS} is recommended per H-bridge RMS current when using a standard four-layer board with no forced air or heatsinks. With a proper thermal designed board, a higher peak current can be delivered when the burst duration is significantly shorter than the PCB thermal time constant. For example, using our evaluation board without forced air and with two H-bridges operating simultaneously the device was able to deliver up to 3.8A per H-bridge for a 100ms long burst at room temperature.

CDR Open-Drain Output

This pin is an active-low open-drain output, which is asserted during the fixed decay time interval (t_{OFF}) enforced by the current drive regulation loop. This way, an external controller can monitor if the integrated current loop has taken control of the driver overwriting the status of the PWM logic inputs (DIN1, DIN2). The CDR signal can be used by the external controller for several reasons and provides information about the actual load during current regulation.

In the use case in which the PWM logic inputs are permanently held in Forward or Reverse mode and motor control is entirely entrusted to the internal Current Drive Regulation loop, the CDR pin outputs a PWM logic signal which is a replica of the PWM voltage applied to the load. By processing this signal and comparing its duty cycle with the expected one, a stall detection algorithm can be implemented. The CDR output can also be used as a trigger signal for an external ADC when sampling the ISEN current.

A pullup resistor must be connected from the CDR pins to the controller voltage supply.

The timing diagram in [Figure 2](#) shows the behavior of this function when the motor spins in forward direction with DIN2 held firmly high (Case A) or when DIN2 is toggling (Cases B and C), respectively. The CDR output is asserted only when the decay mode is forced by the internal Current Regulation loop. Note that any PWM transition by the current drive regulation loop resets the fixed off time of the CDR circuit. In Case B, the actual Decay Interval is longer than t_{OFF} , whereas in Case C, the actual Decay Off interval is shorter.




Figure 2. CDR Monitor Timing Diagram

Setting the Decay Mode

Two logic input pins allow to set the Decay Mode during t_{OFF} . The MAX22211 supports slow, fast, and two different mixed decay modes.

[Table 3](#) shows the Truth Table for the Decay Mode selection.

Table 3. Decay Mode Truth Table

DECAY2	DECAY1	DECAY MODE
0	0	Slow

Table 3. Decay Mode Truth Table (continued)

0	1	Mixed 30% Fast/70% Slow
1	0	Mixed 60% Fast/40% Slow
1	1	Fast

Protections

Overcurrent Protection

Overcurrent protection protects the device against short circuits to the rails (supply voltage and ground) and between the outputs (OUT1_ and OUT2_). The OCP threshold is set at 3.8A minimum. If the output current is greater than the OCP threshold for longer than the Overcurrent Protection Blanking Time (t_{OCP}), then an OCP event is detected.

When an OCP event is detected, the H-bridge is immediately disabled, and a fault indication is output on pin \overline{FAULT} . The H-bridge is kept in HiZ mode for 3ms (see t_{RETRY} specification). After that, the H-bridge is re-enabled according to the current state of the inputs. If the short circuit is still present, this cycle repeats otherwise normal operation resumes. Prolonged operation in a short-circuit failure mode is not recommended. Prolonged OCP events can affect the device reliability.

Thermal Shutdown Protection


If the die temperature exceeds 165°C (typical value), a fault indication is output on pin \overline{FAULT} and the driver is three-stated until the junction temperature drops below 145°C. After that, the driver is re-enabled.

Undervoltage Lockout Protection

The device features Undervoltage Lockout Protection. The UVLO on V_M is set at 4.15V maximum. When a UVLO event occurs, a fault indication is output on pin \overline{FAULT} and driver outputs are tristated. Normal operation resumes (and the \overline{FAULT} pin deasserts) as soon as the supply voltages are back in the nominal operating range.

Typical Application Circuits

Application Diagram



MAX22211

36V, 3.8A Two H-Bridge for Dual Brushed or
Single Stepper Motor Drive

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PIN-PACKAGE
MAX22211ATJ+T	-40°C to +125°C	32 TQFN - 5x5mm
MAX22211AUI+T*	-40°C to +125°C	28 TSSOP - 4.4x9.7mm

* *Future product—contact factory for availability.*

+ *Denotes a lead(Pb)-free/RoHS-compliant package.*

T = Tape and reel.

MAX22211

36V, 3.8A Two H-Bridge for Dual Brushed or
Single Stepper Motor Drive

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/23	Release for Market Intro	—