

20 A, 16 V, Single- or Dual-Phase, Silent Switcher Step-Down Regulators with Digital Power System Management

FEATURES

- ► Silent Switcher[®] architecture: enables a compact, efficient, low EMI solution
- ► PMBus/I2C serial interface
	- Elemetry read back includes V_{OUT}, I_{OUT}, V_{IN}, die temperature, and faults
	- ► Programmable voltage, current limit, sequencing, soft start and stop, undervoltage and overvoltage, phase, frequency (up to 4 MHz), and loop compensation
	- ► Integrated three times programmable NVM
- ► Key parameters selectable by resistor
- \triangleright V_{OUT} set point range: 0.4 V to 5.5 V
- ► V_{OUT} accuracy: ±0.25%, 0.6 V ≤ V_{OUT} ≤ 1.375 V
- \triangleright Differential remote V_{OUT} sense
- ► Fast transient response
- ► Wide V_{IN} supply range: down to 2.9 V or 1.5 V with $EXTV_{CC}$
- ► Programmable and synchronizable: 400 kHz to 4 MHz
- ► [24-lead \(3.5 mm × 4 mm\) LQFN package](#page-35-0)

APPLICATIONS

- ► Communications, storage, and industrial systems
- ► Data center and solid state drives

TYPICAL APPLICATION

Figure 1. Typical Application for the LT7170-1

GENERAL DESCRIPTION

The LT7170/LT7170-1 are monolithic DC/DC synchronous stepdown regulators that deliver up to 20 A of continuous output current. The LT7170-1 option has two switching phases that are connected to two inductors to drive a single-regulated output supply. The quick, clean, low-overshoot switching edges deliver high efficiency while minimizing electromagnetic interference (EMI) emissions. The ²C-based PMBus 1.3-compliant serial interface enables control of device functions while providing telemetry information for system monitoring. The LT7170/LT7170-1 are supported by the LTpowerPlay® graphical user interface (GUI) tool.

The controlled on-time valley current-mode control with 25 ns typical minimum on-time enables a high switching frequency (f_{SW}) at a low output voltage (V_{OUT}) with excellent transient response in a small overall solution size.

 V_{OUT} , f_{SW}, and phase are selectable using external configuration resistors. Settings can also be set via the PMBus interface or stored in the on-chip, three times programmable nonvolatile memory (NVM).

To guarantee clean start-up of the powered devices, the LT7170/ LT7170-1 actively pull down the output using V_{SENSEP} when the output is disabled. The LT7170/LT7170-1 wait until the V_{OUT} is less than 0.2 V before enabling the output and beginning a soft start. This V_{OUT} discharge threshold is programmable from 0.2 V to 2.2 V.

The LT7170/LT7170-1 use forced-continuous switching operation.

Figure 2. LT7170-1 12 VIN to 1.0 VOUT Efficiency

[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=LT7170 LT7170-1.pdf&product=LT7170 LT7170-1&rev=0) [TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

[Setting Output Voltage..................................... 21](#page-20-0) [Setting Switching Frequency and PWM](#page-21-0) [Mode.. 22](#page-21-0) [Single Phase for the LT7170............................23](#page-22-0) [Dual Phase for the LT7170-1........................... 24](#page-23-0) [Operating Frequency Trade-Offs......................24](#page-23-0) [Minimum On-Time and Minimum Off-Time](#page-23-0) [Considerations... 24](#page-23-0) [Programmable Current Limit............................ 24](#page-23-0) [Inductor Selection...25](#page-24-0) [Input and Output Capacitors............................ 25](#page-24-0) [Programmable PWM Control Loop](#page-24-0) [Compensation.. 25](#page-24-0) [Event-Based Sequencing.................................27](#page-26-0) [LTpowerPlay GUI... 27](#page-26-0) PMBus/I²C Serial Interface Summary................... 28 [Layout Considerations...32](#page-31-0) [Thermal Considerations...................................... 34](#page-33-0) [Typical Applications...35](#page-34-0) [Related Parts..35](#page-34-0) [Outline Dimensions... 36](#page-35-0) [Ordering Guide...36](#page-35-0) [Evaluation Boards.. 36](#page-35-0)

REVISION HISTORY

1/2024—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAMS

Figure 3. LT7170 Functional Block Diagram

FUNCTIONAL BLOCK DIAGRAMS

Figure 4. LT7170-1 Functional Block Diagram

 T_A = 25°C for typical values. For minimum and maximum values, specifications apply over the full operating temperature range, unless otherwise noted.

Table 1. Electrical Characteristics

Table 1. Electrical Characteristics (Continued)

Table 1. Electrical Characteristics (Continued)

¹ The LT7170/LT7170-1 switching regulators use valley current mode control so that the current limits specified correspond to the valley of the inductor current waveform. The maximum load current is higher and equals the valley current limit plus one half of the inductor ripple current.

² Guaranteed by design, characterization, and correlation with statistical process controls.

3 The minimum retention specification for NVM applies for devices whose NVM was programmed while the T_J of the devices was between −40°C and +125°C and while V_{IN} was biased at 9.6 V to 16 V.

Table 2. I2C/PMBus Timing

Table 2. I2C/PMBus Timing (Continued)

ABSOLUTE MAXIMUM RATINGS

Table 3. Absolute Maximum Ratings

¹ The average V_{IN} input current to the LT7170/LT7170-1 is a function of V_{IN}, the programmed V_{OUT}, I_{LOAD}, and the efficiency as $I_{VIN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \text{Efficiency}}$. Exceeding the maximum average input current rating for the LT7170/LT7170-1

may affect device reliability and lifetime.

² The LT7170/LT7170-1 are specified over the -40° C to 150°C operating T_J range. Operating lifetime is derated for T_J greater than 150°C. The LT7170/ LT7170-1 include overtemperature protection that is intended to protect the device during momentary overload conditions. The maximum rated ${\sf T}_{\sf J}$ is exceeded when this protection is active. Note the maximum T_A consistent with these specifications is determined by specific operating conditions in conjunction with the board layout, the rated package thermal impedance, and other environmental factors.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Using enhanced heat removal (PCB, heat sink, and airflow) techniques improve thermal resistance values.

 θ_{JA} is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure, $θ_{JC-TOP}$ is the junction-to-case top thermal resistance, and $θ_{JC-BOTTOM}$ is the junction-to-case bottom thermal resistance.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 5. Pin Configuration

Table 5. Pin Function Descriptions

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 5. Pin Function Descriptions (Continued)

 T_A = 25°C, unless otherwise stated.

Figure 6. LT7170 12 VIN to 0.6 VOUT Efficiency

Figure 8. LT7170 12 VIN to 1.0 VOUT Efficiency

Figure 9. LT7170-1 12 VIN to 0.6 VOUT Efficiency

Figure 10. LT7170-1 12 VIN to 0.8 VOUT Efficiency

Figure 11. LT7170-1 12 VIN to 1.0 VOUT Efficiency

Figure 15. Load Regulation

Figure 16. LT7170-1 Switch On Resistance Per-Phase vs. Temperature

Figure 17. EXTVCC Idle Current vs. Temperature

Figure 20. fSW vs. Temperature

Figure 21. Valley Current-Limit Change (ΔILIMIT) vs. VOUT/L

Figure 23. Temperature Rise vs. Load Current

Figure 24. READ_TEMPERATURE_1 Error vs. Temperature

Figure 25. READ_IOUT Error vs. Load Current

Figure 26. Soft Start Ramp

Figure 27. Soft Off Ramp

Figure 28. LT7170 Inductor Current, Switch Pin, and SYNC Output Waveforms

Figure 29. LT7170-1 Inductor Currents, Switch Pins, and SYNC Output Waveforms

Figure 30. LT7170 Transient Response: Load Current Step, 2 A to 8 A (COUT is the Output Capacitance, C_C is the Capacitor Compensation, and R_C is Resistor Compensation)

Figure 31. LT7170-1 Transient Response: Load Current Step, 2 A to 8 A

Figure 32. LT7170 Radiated EMI Performance (CISPR32 Radiated Emission Test with Class B Limits)

Figure 33. LT7170-1 Radiated EMI Performance (CISPR32 Radiated Emission Test with Class B Limits)

OVERVIEW

The LT7170/LT7170-1 are monolithic, dual-phase, DC/DC synchronous step-down regulators capable of providing up to 20 A of continuous output current with input supply voltages up to 16 V. For the LT7170, connect SW0 and SW1 together to a single inductor to drive a single-regulated output supply. For the LT7170-1 dual-phase option, connect an inductor to each of the switch pins, SW0 and SW1, to drive a single-regulated output supply. The switching phases are set to 180° out of phase. The phase selected by configuration resistors or by the MFR_PWM_PHASE_LT7170 command sets the phase difference between the SYNC/PWM_CFG input and the SW0 output. The 1^2C -based serial peripheral interface (SPI) is compatible with PMBus 1.3, which supports bus speeds up to 1 MHz.

Major features include the following:

- \blacktriangleright Programmable V_{OUT}
- ► Programmable current limit
- \blacktriangleright Programmable f_{SW}
- ► Programmable overvoltage and undervoltage comparators
- ► Programmable on and off delay times
- ► Programmable output rise and/or fall times
- ► Programmable control loop compensation
- ► Programmable input undervoltage threshold
- ► Selectable switch slew rate for EMI and efficiency optimization
- ► Dedicated power-good pin
- ► PLL for synchronous operation with an external clock
- ► Input and output voltage, output current, and die temperature telemetry
- ► Programmable output current readback sampling window
- ► Reduced power telemetry mode that slows analog-to-digital converter (ADC) sampling frequency to reduce input quiescent current
- \blacktriangleright Fully differential remote V_{OUT} sense
- \triangleright 3x programmable nonvolatile configuration memory with error correcting code (ECC)
- ► Optional external configuration resistors to set key operating parameters
- ► Standalone operation using either configuration resistors or nonvolatile configuration memory
- ► A variety of fault and warning handling and reporting mechanisms

A dedicated ALERT pin is provided to indicate that faults or warnings have occurred.

Individual status commands enable fault and warning reporting to identify the specific event.

Fault reporting and shutdown behavior are fully configurable. Faults can be individually masked, and the fault responses can be programmed to retry or remain shutdown. Fault and warning detection capabilities include the following:

- ► Output undervoltage and overvoltage faults and warnings
- ► Internal overtemperature fault and warning
- ► Communication, memory, or logic (CML) faults
- ► Input overvoltage fault and undervoltage warning
- ► Output overcurrent fault and warning

SWITCHING REGULATOR CONTROL LOOP

The LT7170/LT7170-1 employ a controlled on-time, valley currentmode architecture. In normal operation, the internal top power, metal-oxide semiconductor FET (MOSFET) is turned on for an interval determined by an on-time control circuit. When the top power MOSFET turns off, the bottom power MOSFET turns on until the valley current comparator trips, restarting the on-time control circuit and initiating the next cycle. Inductor current is determined by sensing the voltage drop across the bottom power MOSFET when it is on. The error amplifier adjusts the average inductor current (I_{TH}) node voltage by comparing the regulator output voltage with an internal reference digital-to-analog converter (DAC) output. The voltage on the I_{TH} node sets the comparator threshold, which is compared with the sensed-inductor valley current. An increase in load current causes a drop in the output voltage relative to the internal reference. The error amplifier responds by forcing the I_{TH} voltage higher until the average inductor current matches that of the load current.

An internal PLL synchronizes the oscillator frequency to an external clock signal if one is present on the SYNC/PWM_CFG pin. If no external clock is applied, the f_{SW} is set by the FREQUENCY SWITCH command, which can be initialized by using configuration resistors (see the [Setting Switching Frequency and PWM Mode](#page-21-0) for more details).

NVM

The LT7170/LT7170-1 contain internal programmable NVM with ECC to store user configuration settings. The NVM can be programmed up to three times. During NVM write operations, T_J must be between −40°C and +125°C, and V_{IN} must be biased between 9.6 V to 16 V.

In addition to ECC, the integrity of the on-board NVM is checked with a cyclic redundancy check (CRC) calculation after a power-on reset or execution of a RESTORE_USER_ALL command. If an invalid CRC is detected, the regulator output remains disabled until the issue is resolved.

See the LT7170/LT7170-1 PMBus/I²[C Reference Manual](https://www.analog.com/LT7170) for more information about NVM programming.

POWER-UP AND INITIALIZATION

The LT7170/LT7170-1 are capable of standalone supply sequencing and controlled turn-on and turn-off operation. To reduce LT7170/ LT7170-1 power dissipation, EXTV_{CC} can be driven with an external 3.0 V to 5.5 V supply. If $E{\rm XTV}_{CC}$ is driven by a 3.0 V to 5.5 V supply, the supported V_{IN} input operating range is from 1.5 V to 16 V. Note that without $EXTV_{CC}$, the V_{IN} operating range is from 2.9 V to 16 V.

The LT7170/LT7170-1 initialize upon application of power to V_{IN} or $EXTV_{CC}$, or when an MFR_RESET or RESTORE_USER_ALL command is sent. In the initialization step, the LT7170/LT7170-1 read the NVM configuration and/or resistor configuration pins to set the initial state of the PMBus commands. The PGOOD pin is held low during initialization and released after the output voltage reaches the target value. If the resistor configuration pins are enabled, the LT7170/LT7170-1 initialize certain commands based on the configuration resistor values, which supersede the NVM settings. Resistor configuration pins are enabled by factory default. Set Bit 6 of the MFR_CONFIG_ALL_LT7170 command in the NVM to disable the configuration pins. See the [Using Resistor Configuration](#page-20-0) [Pins](#page-20-0) section for additional information.

For commands that are not initialized based on the configuration resistors, initial values are determined by the NVM factory defaults. LT7170/LT7170-1 initialization typically requires 5 ms. If the resistor configuration pins are disabled, the initialization time is reduced to 3 ms (typical).

After initialization is complete, V_{IN} is checked. For the devices to operate, V_{IN} must exceed the programmable threshold set by the VIN_ON command.

SOFT START

When all conditions required for startup are met and the output of the LT7170 or LT7170-1 is enabled, the device waits for the commanded turn-on delay and ramps the target output voltage up to the commanded voltage set point. The turn-on delay is set by the TON_DELAY command, which is 0 ms by default. The soft-start ramp time is set by the TON_RISE command, which is 1 ms by default. During soft-start, the LT7170/LT7170-1 devices use a discontinuous mode in which the inductor current is not allowed to reverse. The reverse-current comparator, I_{RFV} , turns off the bottom switch just before the inductor current reaches zero, preventing the inductor current from reversing and going negative. Both power MOSFETs remain off while the output capacitor supplies the load current until the I_{TH} node voltage rises to more than the zero current threshold to initiate the next cycle. After the commanded voltage set point is reached, the channel transitions to forced continuous conduction mode.

SHUTDOWN

The LT7170/LT7170-1 can be programmed to turn off immediately or to sequence off.

When sequencing off, the LT7170/LT7170-1 wait for the turn-off delay and then perform a soft stop ramp by which the regulation target voltage is ramped down to zero. The turn-off delay is set by the TOFF_DELAY command, which defaults to zero. The target voltage ramp-down time is set by the TOFF_FALL command, which defaults to 2 ms. By default, the channel ramps down in forced continuous conduction mode. The ramp-off behavior can be configured using the MFR_PWM_MODE_ LT7170 command.

Sequencing off occurs if OPERATION is set to 0x40, or if the RUN pin is deasserted, and Bit 0 of the ON_OFF_CONFIG command is set to 0 and Bit 2 of the ON OFF CONFIG command is set to 1.

When immediate shutdown occurs, the regulators ramp the inductor current to zero as quickly as possible and then stop switching. In this case, the output voltage decays based only on the load current and the internal 250 Ω pull-down on the V_{SENSEP} pin. Immediate shutdown occurs in any of the following situations:

- V_{IN} falls to less than the VIN_OFF threshold.
- ► If the OPERATION command is cleared to 0x00, of if Bit 3 of the ON_OFF_CONFIG command is set to 1.
- \triangleright A fault condition occurs that causes the output to turn off.
- ► The RUN pin is deasserted and the ON_OFF_CONFIG command is configured such that the RUN pin deassertion causes immediate shut down as determined by Bit 0 and Bit 1 of the ON_OFF_CONFIG command.

WARNING AND FAULT HANDLING

The LT7170/LT7170-1 continuously monitor the system for fault and warning conditions.

Fault responses are configurable using the corresponding FAULT_RESPONSE commands, such as VOUT_UV_FAULT_RE-SPONSE and VOUT_OV_FAULT_RESPONSE. Possible fault responses are as follows:

- ► Ignores fault or warning condition and continues operation.
- ► Shuts down immediately and retries if the fault condition is no longer present.
- ► Shuts down immediately and latches off.

The remainder of this section describes the factory default warning and fault behavior. See the supported PMBus and MFR commands table in the LT7170/LT7170-1 PMBus/I2[C Reference Manual](https://www.analog.com/LT7170) for details on configuring fault and warning behavior.

All faults and warnings are indicated in the PMBus status commands. The CLEAR FAULTS command is used to clear any fault bits that have been set. This command clears all bits in all status commands simultaneously. This command also deasserts the ALERT pin. If the fault is still present when the bit is cleared, the fault bit remains set, and the host is notified by asserting the ALERT pin low.

The CLEAR_FAULTS command does not cause a unit that has latched off for a fault condition to restart. Units that have shut down

for a fault condition are restarted only when the fault condition is no longer present and the following occurs:

- ► The output is commanded to turn off and then to turn back on via the RUN pin and/or OPERATION command.
- ► A MFR_RESET command is issued.
- \triangleright V_{IN} and EXTV_{CC} bias power are removed and reapplied to the LT7170/LT7170-1.

An LT7170/LT7170-1 retry following a fault does not clear the status command bits. Therefore, when the output powers on after a fault, the status bits can be read to determine the cause of the fault.

When a warning occurs related to the output voltage, output current, or temperature, the LT7170/LT7170-1 pull the ALERT pin low, the corresponding bit is set in the appropriate status commands, and the regulators continue to operate.

If the output voltage falls to less than VOUT_UV_FAULT_LIMIT, the LT7170/LT7170-1 respond as follows:

Table 6. Factory Default Warnings and Faults Behavior

- ► The PGOOD pin pulls low.
- \triangleright The ALERT pin pulls low.
- ► The VOUT UV fault bit is set in the STATUS_VOUT, STA-TUS_BYTE, and STATUS_WORD commands.
- ► The regulators continue to operate while limiting the maximum valley current.

If a fault occurs due to output overvoltage or input overvoltage, the LT7170/LT7170-1 respond as follows:

- \blacktriangleright The output shuts down immediately.
- ► The PGOOD pin pulls low.
- \triangleright The $\overline{\text{ALERT}}$ pin pulls low.
- ► The corresponding indicator bits are set in the appropriate status commands.
- ► After 10 ms MFR_RETRY_DELAY time, the LT7170/LT7170-1 attempt to restart when the fault condition is no longer present.

¹ The IOUT_OC_FAULT valley current threshold is controlled by MFR_PWM_MODE_LT7170, Bits[10:9].

² When a SYNC input clock error is detected during initialization, the output of the devices is disabled.

If a fault occurs due to overtemperature, the LT7170/LT7170-1 respond as follows:

- ► The output shuts down immediately.
- ► The PGOOD pin pulls low.
- \triangleright The $\overline{\text{ALERT}}$ pin pulls low.
- \blacktriangleright The overtemperature (OT) bit is set in the appropriate status commands.
- ► When the ADC measures that the temperature is less than the overtemperature threshold, the LT7170/LT7170-1 attempt to restart.

PGOOD PIN

The open-drain PGOOD pin is pulled low when the output is off for any reason, during soft start and soft stop, or if the output voltage is less than the VOUT_UV_FAULT_LIMIT. Other pin conditions are defined in [Table 6.](#page-18-0)

ALERT PIN

The SMBALERT_MASK command configures which warning and fault indicators cause the LT7170/LT7170-1 to pull down the opendrain ALERT pin.

Once the LT7170 or LT7170-1 pulls down the ALERT pin, the device continues to hold the \overline{ALERT} pin low until one of the following occurs:

- ► The output is shut off and turned on.
- ▶ A CLEAR_FAULTS, RESTORE_USER_ALL, or MFR_RESET command is received.
- ► All unmasked status bits are cleared by writing a 1 to each bit.
- ► The device successfully transmits its address in response to the PMBus alert response address.
- \triangleright Input power is removed from V_{IN} and $EXTV_{CC}$.

USING RESISTOR CONFIGURATION PINS

The LT7170/LT7170-1 have two resistor configuration pins, VOUT_CFG and PWM_CFG, and each uses a single ±1% resistor to select key operating parameters. The resistors on the configuration pins are measured upon power-up and execution of a RESTORE_USER_ALL or MFR_RESET command.

SETTING OUTPUT VOLTAGE

Table 7. VOUT_CFG Pin Configuration Resistor Selection

The VOUT_COMMAND command specifies the output voltage when the regulator is enabled.

VOUT_COMMAND can be initialized using a resistor connected between the VOUT CFG pin and the PGND or SGND pin based on the values in Table 7. If the VOUT CFG pin is open or tied to

 V_{DD18} , the VOUT COMMAND command is loaded from the NVM to set the output voltage.

The following commands are initialized based on a percentage of the VOUT COMMAND command if the resistor configuration pins are used to initialize the output voltage:

- ► VOUT_OV_FAULT_LIMIT: 10%
- ► VOUT_OV_WARN_LIMIT: 7.5%
- ► VOUT_MAX: 7.5%
- ► VOUT_MARGIN_HIGH: 5%
- ► VOUT_MARGIN_LOW: −5%
- ► VOUT_UV_WARN_LIMIT: −6.5%
- ► VOUT_UV_FAULT_LIMIT: −7%

¹ Output voltage set point is controlled by VOUT_COMMAND.

² The PMBus ON_OFF_CONFIG command selects whether the RUN pin and/or the PMBus OPERATION command enables the regulator.

SETTING SWITCHING FREQUENCY AND PWM MODE

The SYNC/PWM_CFG pin is a flexible multipurpose input and/or output pin that can be used as a configuration resistor ($R_{\text{PWM~CEG}}$) input as well as a clock input or output.

Table 8. SYNC/PWM_CFG Pin Configuration Resistor Selection

A R_{PWM CFG} connected between the SYNC/PWM CFG pin and the PGND or SGND pin, as shown in Table 8, can be used to initialize the PWM configuration including frequency, phase, loop compensation, and operating mode. If SYNC/PWM_CFG is open or tied to V_{DD18} , the VOUT COMMAND command is loaded from the NVM to set the output voltage.

 $^{\rm 1}$ If an external synchronization clock is applied as well as a R_{PWM_CFG} on the combined SYNC/PWM_CFG pin, the clock source must be AC-coupled with a 1.5 nF series capacitor, and the clock source must be inactive during initialization of the LT7170/LT7170-1. Choose the R_{PWM CFG} value to set the internal PWM f_{SW} to a similar value to the input clock.

² For internal compensation, C_{ITH} is controlled by MFR_PWM_MODE_LT7170, Bits[8:6], and R_{ITH} is controlled by MFR_PWM_MODE_LT7170, Bits[5:3].

³ When an external clock is detected during power-on reset and/or reset of the LT7170/LT7170-1, the external clock frequency is measured and internal compensation parameters, C_{ITH} and R_{ITH} , are chosen automatically as follows:

- Eor 400 kHz to 625 kHz, $R_{\text{ITH}} = 14 \text{ k}\Omega$ and $C_{\text{ITH}} = 320 \text{ pF}$.
- ► For 625 kHz to 1.25 MHz, R_{ITH} = 14 kΩ and C_{ITH} = 320 pF.
- For 1.25 MHz to 2.5 MHz, R_{ITH} = 20 k Ω and C_{ITH} = 320 pF.
- ► For 2.5 MHz to 4 MHz, R_{ITH} = 60 kΩ and C_{ITH} = 80 pF.

The LT7170/LT7170-1 automatically synchronize PWM switching to an external clock input on the SYNC/PWM_CFG pin unless the LT7170/LT7170-1 are configured as an output driver or are programmed to ignore the input clock. When an external synchronization clock is used on the SYNC/PWM_CFG pin, the LT7170/ LT7170-1 automatically use forced continuous mode. The LT7170/ LT7170-1 continue PWM operation using their own internal oscillator if the external clock signal is lost. If an external synchronization clock is used, it is recommended to program the FREQUEN-CY_SWITCH command or to use R_{PWM CFG} to set the internal oscillator frequency to a value close to the external clock frequency to ensure that the PWM f_{SW} remains consistent if the external clock is lost. The LT7170/LT7170-1 can be programmed to ignore an external clock by writing a 1 to MFR_SYNC_CONFIG_ LT7170, Bit 1.

For an input clock frequency of 400 kHz to 625 kHz, it is recommended to use a R_{PWM} $_{\text{CFG}}$ that selects a PWM frequency of 500 kHz. For an input clock frequency from 625 kHz to 1.25 MHz, it is recommended to use a $R_{\text{PWM }}$ CFG that selects a PWM frequency of 1 MHz. For an input clock frequency from 1.25 MHz to 2.5 MHz, it is recommended to use a R_{PWM} $_{\text{CFG}}$ that selects a PWM frequency of 2 MHz. For an input clock frequency from 2.5 MHz to 4 MHz, it is recommended to use a R_{PWM} $_{\text{CFG}}$ that selects a PWM frequency of 4 MHz.

Figure 34. PWM Resistor Configuration Without an External Clock

The LT7170/LT7170-1 can be configured to provide a synchronizing clock output on the SYNC/PWM_CFG pin to other devices by setting Bit 0 of MFR_SYNC_CONFIG_LT7170 to 1.

If the SYNC/PWM_CFG output clock is enabled, the LT7170/ LT7170-1 drive the SYNC/PWM_CFG pin as a square wave from 0 V to 1.88 V (typical) at the frequency programmed in the FREQUENCY_SWITCH command. The phase of SYNC leads the phase of the Phase 0 PWM output by the value set in the MFR_PWM_PHASE_LT7170 command. Only one device connected to the SYNC/PWM_CFG pin can be configured as an output.

When a clock is active on the SYNC/PWM_CFG pin, the MFR_PWM_PHASE_LT7170 command specifies the phase relationship between the rising edge of the SYNC/PWM_CFG pin and the rising edge of the LT7170/LT7170-1 SW0 pin.

Figure 35. PWM Resistor Configuration with an External Clock

If both the SYNC/PWM_CFG $R_{\text{PWM~CFG}}$ and synchronization clock input functions are used, the clock signal must be AC-coupled using a 1.5 nF capacitor between the clock source and the LT7170/ LT7170-1, as shown in Figure 35. In this case, the clock signal must be inactive during LT7170/LT7170-1 initialization to ensure it does not interfere with the resistor configuration function. If the AC-coupled clock source output impedance is less than 50 Ω , a 50 Ω resistor must be added in-series with the clock source. See [Table](#page-21-0) [8](#page-21-0) for PWM CFG resistor selections.

If the SYNC/PWM_CFG pin is used only as a clock input or output, and MFR_CONFIG_ALL_LT7170, Bit 6, is written to 1 in the NVM to disable the resistor configuration pins, no configuration resistor or AC-coupling capacitor is required.

If an external clock is applied to the SYNC/PWM_CFG pin throughout initialization, and the function of the resistor configuration pins is not disabled, the LT7170/LT7170-1 measure the clock frequency and initialize the FREQUENCY_SWITCH command to the measured frequency rounded to the nearest 100 kHz. In this case, MFR_PWM_PHASE is set to 0° and forced continuous mode is selected. Note that, unless the functionality of the resistor configuration pins is disabled, an external clock applied to the SYNC/ PWM CFG pin must be either active or inactive throughout the entire LT7170/LT7170-1 initialization process. If the clock activity changes during initialization, for example, if the clock starts after initialization begins but before it completes, the frequency measurement may be inaccurate, which can lead to the LT7170/LT7170-1 incorrectly initializing the FREQUENCY_SWITCH command or declaring a pin configuration fault. See the MFR_PIN_CONFIG_STA-TUS command in the LT7170/LT7170-1 PMBus/I2[C Reference Man](https://www.analog.com/LT7170)[ual](https://www.analog.com/LT7170) for more information regarding pin configuration faults.

SINGLE PHASE FOR THE LT7170

The LT7170 is a single-phase, monolithic, DC/DC synchronous, step-down regulator that delivers up to 20 A of continuous output current. A single phase drives the SW0 and SW1 pins tied to one inductor to drive a single-regulated output supply.

For single-phase operation, connect the LT7170 SW0 and SW1 pins together and to a single inductor.

The phase selected by the configuration resistors or by MFR_PWM_PHASE_LT7170 sets the phase difference between SW0 and PWM_CFG/SYNC.

DUAL PHASE FOR THE LT7170-1

The LT7170-1 is a dual-phase, monolithic, DC/DC synchronous, step-down regulator that delivers up to 20 A of continuous output current. The switching phases are set to 180° out of phase. Connect an inductor to each of the switch pins, SW0 and SW1, to drive a single-regulated output supply.

The phase selected by the configuration resistors or by MFR_PWM_PHASE_LT7170 sets the phase difference between SW0 and PWM_CFG/SYNC.

OPERATING FREQUENCY TRADE-OFFS

Selection of the operating frequency is a trade-off between efficiency, component size, and input voltage range. The advantage of high frequency operation is that smaller inductor and capacitor values may be used, while the primary disadvantage is lower efficiency.

MINIMUM ON-TIME AND MINIMUM OFF-TIME CONSIDERATIONS

The minimum on-time, $t_{ON (MIN)}$, is the smallest time duration in which the top power MOSFET can be in its on state. This time is a function of the output load and is typically 25 ns at 2 A load. In continuous conduction, the worst-case minimum on-time limit imposes a maximum switching frequency as following:

 $f_{SW (MAX)} = V_{OUT}/(V_{IN} \times 40 \text{ ns})$

where 40 ns is the worst-case upper limit of $t_{ON\,(MIN)}$ for a 2 A load.

If the frequency is set higher than $t_{ON (MIN)}$ allows, the LT7170/ LT7170-1 valley-current control architecture keeps the output voltage in regulation, and f_{SW} decreases from its programmed value. High switching frequencies can be used in the design without causing output overvoltage. The dual-phase LT7170-1 cannot maintain 180 $^{\circ}$ phase separation when the frequency is set higher than t_{ON} (MIN) allows.

The minimum off-time, $t_{\text{OFF (MIN)}}$, is the smallest time duration that the LT7170/LT7170-1 are capable of turning on the bottom power MOSFETs, tripping the current comparators, and turning the bottom power MOSFETs back off. This time is approximately 110 ns typical for a 2 A load. The minimum off-time imposes a maximum duty cycle of t_{ON}/(t_{ON} + t_{OFF (MIN)}). If the $V_{\text{OUT}}/V_{\text{IN}}$ ratio exceeds the maximum duty cycle, for example due to input voltage dropping, the output voltage drops out of regulation.

To avoid the output voltage dropping out of regulation due to the $t_{\text{OFF (MIN)}}$ limitation, set f_{SW} no higher than the following:

 $f_{SW (MAX)}$ ≤ (1 − ($V_{OUT (MAX)}$ / $V_{IN (MIN)})$ /150 ns

where 150 ns is the maximum $t_{\text{OFF (MIN)}}$ for the LT7170/LT7170-1.

PROGRAMMABLE CURRENT LIMIT

The LT7170/LT7170-1 current limit operates by limiting the output current based on the valley of the inductor-current ripple waveform, as shown in Figure 36 and Figure 37.

As shown in Figure 36, when the positive valley current limit is engaged (providing output current (I_{OUT}) to the load), the positive inductor valley current is $I_{LIM\ POS}$, the average I_{OUT} is $I_{LIM\POS}$ + Δl_L /2, and the peak inductor current (l_L ($_{PEAK, MAX}$) is l_L _{IM} $_{POS}$ + Δl_L , where ΔI_L is the inductor ripple current. If I_{LIM_POS} is reached, the IOUT_OC fault status bit is set. See the status commands in the LT7170/LT7170-1 PMBus/I2[C Reference Manual](https://www.analog.com/LT7170).

Figure 36. Positive Valley Current Limit

As shown in Figure 37, when the negative valley current limit occurs (sinking I_{OUT} due to the output being pulled up externally), the negative inductor valley current is $I_{LIM-NEG}$, the average I_{OUT} is I_{LIM, NEG} + ΔI_L/2, and the peak inductor current is I_{LIM, NEG} + ΔI_L.

Figure 37. Negative Valley Current Limit

The LT7170/LT7170-1 offer four settings for the valley current limit. The current-limit selection is controlled by MFR_PWM_MODE_LT7170, Bits[10:9], as shown in [Table 10.](#page-24-0) The factory default current-limit setting is a +10.7 A (typical) $I_{LIM-POS}$ and −6.0 A (typical) $I_{LIM-NEG}$. Note that the modulator current sense gain, dl_{OUT}/dV_{ITH}, also changes as the current-limit selection changes, which must be considered in the control-loop compensation.

Table 9. LT7170/LT7170-1 Valley Current-Limit Selection

Table 10. LT7170-1 Valley Current-Limit Selection per Phase

INDUCTOR SELECTION

For a given input voltage and output voltage application, the inductor value and operating frequency determine the ripple current as follows:

$$
\Delta I_{L} = \frac{v_{OUT}}{f_{SW} \times L} \Big(1 - \frac{v_{OUT}}{v_{IN}} \Big)
$$

Lower ripple current reduces core losses in the inductor and ESR losses in the output capacitors and reduces output voltage ripple. Do not exceed 4 A ripple current per phase. To guarantee that ripple current does not exceed a specified maximum, choose the inductance according to the following:

$$
L = \frac{v_{OUT}}{f_{SW} \times \Delta I_L \, (MAX)} \Big(1 - \frac{v_{OUT}}{v_{IN}} \Big)
$$

Choose the inductor as follows such that the inductor current ripple is less than twice the maximum (least negative) negative valley current limit indicated in [Table 1](#page-4-0); otherwise, an output overvoltage occurs:

$$
\Delta I_L \leq 2 \times I_{LIM_NEG\ (MAX)}
$$

Choose an inductor with a saturation current (typically I_{SAT}) higher than the maximum peak current when operating in current limit as follows:

 $I_{L(PEAK, MAX)} = I_{LIMPOS} + \Delta I_{L}$

To avoid overheating and poor efficiency, an inductor must be chosen with an RMS current rating that is greater than the maximum expected output load of the application. Preferably, the inductor RMS rating supports the average inductor current in current limit as follows:

$$
I_{L(AVG, \text{MAX})} = I_{LIM_POS} + \frac{\Delta I_L}{2}
$$

INPUT AND OUTPUT CAPACITORS

Use low ESR ceramic capacitors at both the input and output supplies of the switching regulators. Decouple the V_{IN} pins with 0201 low ESL ceramic capacitors of the largest value available

to meet application temperature and voltage requirements. X5R or X7R ceramic capacitors are recommended for best performance over temperature and applied voltage.

Decouple the V_{IN} pins with low ESL and ESR ceramic capacitors as close as possible to the two PVIN pins with returns to the appropriate ground return pins, as well as bulk ceramic capacitors to support the input ripple current.

See [Figure 44](#page-34-0) for suggested output capacitor values. The output capacitor values must be selected to maintain stability over selected operating conditions including operating frequency, compensation (g_{MFA} , and compensation network, R_{ITH} , and C_{ITH}), as well as the programmed current limit, which selects the modulator transconductance.

PROGRAMMABLE PWM CONTROL LOOP COMPENSATION

The LT7170/LT7170-1 have a programmable internally compensated PWM control loop, as shown in Figure 38.

Figure 38. Programmable Internal Compensation

Control loop compensation parameters can be programmed using the MFR_PWM_MODE_LT7170 command. The transconductance of the LT7170/LT7170-1 PWM error amplifier can be adjusted using MFR_PWM_MODE_LT7170, Bits[15:11]. As shown in [Table](#page-25-0) [11,](#page-25-0) the LT7170/LT7170-1 scale the value of g_{MEA} as a function of the selected V_{OUT} range set by MFR_CHAN_CONFIG_LT7170, Bits[2:1].

When internal compensation is selected, the internal PWM loop compensation resistor, R_{ITH} , of the LT7170/LT7170-1 can be adjusted in nonlinear increments from 5 kΩ to 60 kΩ (typical) using MFR_PWM_MODE_LT7170, Bit[5:3], as shown in Table 12. The internal compensation capacitor, \dot{C}_{ITH} , can be adjusted in 40 pF increments from 40 pF to 320 pF (typical) using MFR_PWM_MODE_LT7170, Bits[8:6], as shown in Table 13.

Table 12. Programmable Compensation Resistance (RITH)

Table 13. Programmable Compensation Capacitance (CITH)

EVENT-BASED SEQUENCING

Event-based sequencing offers a hardware configurable means of defining the power-up and power-down sequence of a multichannel system.

The PGOOD pin from one regulator can be connected to the RUN pin of the next regulator in the sequence, as shown in Figure 39.

The LT7170/LT7170-1 hold the PGOOD pin low until their soft start ramp completes and their output voltage exceeds the value set in the VOUT_UV_FAULT_LIMIT command.

LTPOWERPLAY GUI

LTpowerPlay is a powerful Windows® -based development environment that supports Analog Devices, Inc., digital power system management products including the LT7170/LT7170-1. LTpowerPlay can be used to evaluate Analog Devices products by connecting to a demonstration board or to the user application board. LTpower-Play can also be used in offline mode (with no hardware present) to build multiple configuration files that can be saved and reloaded. LTpowerPlay provides valuable diagnostic information during initial system evaluation to program or adjust the power supplies or to di-agnose power issues. LTpowerPlay uses Analog Devices [DC1613A](https://www.analog.com/DC1613A) USB-to-I²C/SMBus/PMBus adapter to communicate with one of the many potential targets, including the EVAL-LT7170-1-AZ demo board. In application, the 3.3 V VCCIO supply from the DC1613A can be connected to the $EXTV_{CC}$ pin of the LT7170/LT7170-1 for programming without applying V_{IN} . The LTpowerPlay software also provides an automatic update feature to keep the revision current with the latest set of device drivers and documentation. A great deal of context sensitive help is available within LTpowerPlay along with several tutorial demos. Additional information on LTpowerPlay is available at [https://www.analog.com/ltpowerplay.](https://www.analog.com/ltpowerplay)

Figure 40. LTpowerPlay GUI Screen Shot

This section provides an overview of some key features available via the LT7170/LT7170-1 SPI; however, it is not exhaustive. The companion document LT7170/LT7170-1 PMBus/I2C Reference Manual provides a detailed description of the available digital functionality. Table 14 lists the supported commands.

The LT7170/LT7170-1 contains additional manufacturer-reserved commands not listed in Table 14. Reading these commands is harmless to the operation of the IC; however, the contents and meaning of these commands can change without notice.

Some of the unpublished commands are read only and generate a current-mode logic (CML), Bit 6, fault if written to. Do not write to commands not published in Table 14.

Floating-point values listed in the default value column are half-precision IEEE floating-point numbers.

Do not assume compatibility of commands between different devices based upon command names. Always refer to the data sheet of the manufacturer for each device for a complete definition of the function of the command.

Table 14. Supported Commands (Cells Left Intentionally Blank)

Table 14. Supported Commands (Cells Left Intentionally Blank) (Continued)

Table 14. Supported Commands (Cells Left Intentionally Blank) (Continued)

Table 14. Supported Commands (Cells Left Intentionally Blank) (Continued)

¹ A Y in the NVM column indicates that these commands are stored and restored using the STORE_USER_ALL and RESTORE_USER_ALL commands, respectively.

LAYOUT CONSIDERATIONS

Note that large, switched currents flow in the LT7170/LT7170-1 V_{IN} and PGND pins and the input capacitors. Ensure that the loops formed by the input capacitors are as small as possible by placing the input capacitors next to the V_{IN} and PGND pins.

Place the LT7170/LT7170-1 input capacitors, inductor, and output capacitors on the surface layer of the circuit board and make their connections on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer.

Minimize the routing area of the SW and BOOST switching nodes to minimize electromagnetic interference (EMI) and to reduce stray capacitance. For applications that use the full output current capacity of the LT7170/LT7170-1, ensure that the selection of the PCB copper thickness and width supports the maximum SW current.

For more detail and PCB design files, refer to the [EVAL-LT7170](https://www.analog.com/EVAL-LT7170) and [EVAL-LT7170-1](https://www.analog.com/LT7170-1) user guides for the LT7170/LT7170-1.

Figure 41. LT7170 Recommended PCB Layout

LAYOUT CONSIDERATIONS

Figure 42. LT7170-1 Recommended PCB Layout

THERMAL CONSIDERATIONS

Ensure that the layout of the PCB includes good heat dissipation from the LT7170/LT7170-1. Solder the ground pins on the bottom of the package to a ground plane. Tie this ground to the large copper layers underneath with thermal vias. These layers spread heat dissipated by the LT7170/LT7170-1. Placing additional vias can reduce thermal resistance further. The maximum load current must be derated as the ambient temperature approaches the maximum junction rating.

The temperature rise of the LT7170/LT7170-1 is worst when operating at a high load, a high V_{IN} , and a high f_{SW} . If the case temperature is too high for a given application, either the V_{IN} , f_{SW} , or I_{LOAD} can be decreased to reduce the temperature to an acceptable level.

TYPICAL APPLICATIONS

Figure 43. LT7170 12 V to 0.8 V, 1 MHz, 20 A Single-Phase Regulator

Figure 44. LT7170-1 12 V to 0.8 V, 1 MHz, 20 A Dual-Phase Regulator

RELATED PARTS

Table 15. Related Parts

OUTLINE DIMENSIONS

ORDERING GUIDE

¹ The LT7170RV#TRPBF and LT7170RV-1#TRPBF are RoHS compliant parts.

I ²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

EVALUATION BOARDS

Table 16. Evaluation Boards

 $1 Z =$ RoHS-Compliant Part.

