

20 A, 16 V, Single- or Dual-Phase, Silent Switcher Step-Down Regulators with **Digital Power System Management**

FEATURES

- ▶ Silent Switcher[®] architecture: enables a compact, efficient, low EMI solution
- ▶ PMBus/I²C serial interface
 - Telemetry read back includes V_{OUT}, I_{OUT}, V_{IN}, die temperature, and faults
 - Programmable voltage, current limit, sequencing, soft start and stop, undervoltage and overvoltage, phase, frequency (up to 4 MHz), and loop compensation
 - Integrated three times programmable NVM
- Key parameters selectable by resistor
- V_{OUT} set point range: 0.4 V to 5.5 V
- V_{OUT} accuracy: ±0.25%, 0.6 V ≤ V_{OUT} ≤ 1.375 V
- Differential remote V_{OUT} sense
- Fast transient response
- Wide V_{IN} supply range: down to 2.9 V or 1.5 V with EXTV_{CC}
- Programmable and synchronizable: 400 kHz to 4 MHz
- 24-lead (3.5 mm × 4 mm) LQFN package

APPLICATIONS

- Communications, storage, and industrial systems
- Data center and solid state drives

TYPICAL APPLICATION



Figure 1. Typical Application for the LT7170-1

GENERAL DESCRIPTION

The LT7170/LT7170-1 are monolithic DC/DC synchronous stepdown regulators that deliver up to 20 A of continuous output current. The LT7170-1 option has two switching phases that are connected to two inductors to drive a single-regulated output supply. The quick, clean, low-overshoot switching edges deliver high efficiency while minimizing electromagnetic interference (EMI) emissions. The I²C-based PMBus 1.3-compliant serial interface enables control of device functions while providing telemetry information for system monitoring. The LT7170/LT7170-1 are supported by the LTpowerPlay graphical user interface (GUI) tool.

The controlled on-time valley current-mode control with 25 ns typical minimum on-time enables a high switching frequency (f_{SW}) at a low output voltage (V_{OUT}) with excellent transient response in a small overall solution size.

V_{OUT}, f_{SW}, and phase are selectable using external configuration resistors. Settings can also be set via the PMBus interface or stored in the on-chip, three times programmable nonvolatile memory (NVM).

To guarantee clean start-up of the powered devices, the LT7170/ LT7170-1 actively pull down the output using V_{SENSEP} when the output is disabled. The LT7170/LT7170-1 wait until the VOLT is less than 0.2 V before enabling the output and beginning a soft start. This V_{OUT} discharge threshold is programmable from 0.2 V to 2.2 V.

The LT7170/LT7170-1 use forced-continuous switching operation.



Figure 2. LT7170-1 12 VIN to 1.0 VOUT Efficiency



Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1
Applications	1
Typical Application	1
General Description	1
Functional Block Diagrams	3
Electrical Characteristics	5
Absolute Maximum Ratings	9
Thermal Resistance	9
ESD Caution	9
Pin Configuration and Function Descriptions	10
Typical Performance Characteristics	12
Theory of Operation	17
Overview	17
Switching Regulator Control Loop	17
NVM	17
Power-Up and Initialization	18
Soft Start	18
Shutdown	18
Warning and Fault Handling	18
PGOOD Pin	20
ALERT Pin	20
Applications Information	21
Using Resistor Configuration Pins	21

Setting Output Voltage	21
Setting Switching Frequency and PWM	
Mode	22
Single Phase for the LT7170	23
Dual Phase for the LT7170-1	24
Operating Frequency Trade-Offs	24
Minimum On-Time and Minimum Off-Time	
Considerations	24
Programmable Current Limit	24
Inductor Selection	25
Input and Output Capacitors	25
Programmable PWM Control Loop	
Compensation	25
Event-Based Sequencing	27
LTpowerPlay GUI	27
PMBus/I ² C Serial Interface Summary	28
Layout Considerations	32
Thermal Considerations	34
Typical Applications	35
Related Parts	35
Outline Dimensions	36
Ordering Guide	36
Evaluation Boards	36

REVISION HISTORY

1/2024—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAMS



Figure 3. LT7170 Functional Block Diagram

FUNCTIONAL BLOCK DIAGRAMS



Figure 4. LT7170-1 Functional Block Diagram

 $T_A = 25^{\circ}C$ for typical values. For minimum and maximum values, specifications apply over the full operating temperature range, unless otherwise noted.

Table 1. Electrical Characteristics

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT SUPPLY					
Input Voltage (V _{IN}) Range	EXTV _{CC} = 0 V	2.9		16	V
V _{IN} Range with EXTV _{CC}	$3 \text{ V} \le \text{EXTV}_{\text{CC}} \le 5.5 \text{ V}$	1.5		16	V
Optional EXTV _{CC} Range		3.0		5.5	V
EXTV _{CC} Rising Threshold		2.85	2.925	3.0	V
EXTV _{CC} Plus V _{IN} Quiescent Current	V _{IN} = 12 V, f _{SW} = 1 MHz, no load, reduced power				
Regulator Enabled	telemetry mode		33		mA
Shutdown			4		mA
Initialization Time					
Delay from RESTORE_USER_ALL, MFR_RESET, or Application of $V_{\rm IN}$ or EXTV _{CC} Until Power on the TON_DELAY Timer Can Begin	VOUT_CFG and PWM_CFG pins enabled (default)		5		ms
	VOUT_CFG and PWM_CFG pins ignored		3		ms
SWITCHING REGULATOR					
V _{OUT} Accuracy	0.6 V ≤ V _{OUT} ≤ 1.375 V	-0.25		+0.25	%
	$0.4 \text{ V} \le \text{V}_{\text{OUT}} \le 5.5 \text{ V}$	-0.5		+0.5	%
V _{OUT} Set-Point Range	V _{OUT} Range 0	0.4		1.375	V
	V _{OUT} Range 1	0.8		2.7	V
	V _{OUT} Range 2	1.6		5.5	V
V _{OUT} Set-Point Resolution			1		mV
V _{SENSEP} Input Current	V_{SENSEP} = 3.0 V, V_{SENSEN} = 0 V, T_A = 25°C			300	μA
Error Amplifier Transconductance (g _{MEA})					
Programming Resolution			5		Bits
g _{MEA} (Maximum)	V _{OUT} Range 0		4.8		mS
	V _{OUT} Range 1		2.4		mS
	V _{OUT} Range 2		1.2		mS
g _{MEA} (Minimum)	V _{OUT} Range 0		150		μS
	V _{OUT} Range 1		75		μS
	V _{OUT} Range 2		37.5		μS
g _{MEA} Step Size	V _{OUT} Range 0		150		μS
	V _{OUT} Range 1		75		μS
	V _{OUT} Range 2		37.5		μS
Positive Inductor Valley Current Limit, I _{LIM_POS} (Sourcing Output Current) ¹					
LT7170	Current-Limit Selection 0	7.2	9.0	10.8	A
	Current-Limit Selection 1	11	13	15	A
	Current-Limit Selection 2	13.4	15.6	17.8	A
	Current-Limit Selection 3	18.0	21.4	25.0	A
LT7170-1 Limit per Phase	Current-Limit Selection 0	3.6	4.5	5.4	A
	Current-Limit Selection 1	5.5	6.5	7.5	A
	Current-Limit Selection 2	6.7	7.8	8.9	A
	Current-Limit Selection 3	9.0	10.7	12.5	A

Table 1. Electrical Characteristics (Continued)

Parameter	Test Conditions/Comments	Min	Тур	Мах	Unit
Negative Inductor Valley Current Limit, ${\rm I}_{\rm LIM_NEG}$ (Sinking Output Current)^1					
LT7170	Current-Limit Selection 0	-7.8	-6.0	-4.2	A
	Current-Limit Selection 1	-9.4	-7.6	-5.8	A
	Current-Limit Selection 2	-11.4	-9.4	-7.4	A
	Current-Limit Selection 3	-14.6	-12.0	-9.4	A
LT7170-1 Limit per Phase	Current-Limit Selection 0	-3.9	-3.0	-2.1	A
	Current-Limit Selection 1	-4.7	-3.8	-2.9	Α
	Current-Limit Selection 2	-5.7	-4.7	-3.7	A
	Current-Limit Selection 3	-7.3	-6.0	-4.7	A
LT7170 Switch On Resistance					
Тор			9		mΩ
Bottom			3.2		mΩ
LT7170-1 Switch On Resistance, Each Phase					
Тор			18		mΩ
Bottom			6.4		mΩ
SWx Leakage	V_{IN} = 16 V, SWx voltage = 0 V and 16 V, T _A = 25°C	-20		+20	μA
Minimum On Time (ton)	Load current $(I_{1 \text{ OAD}}) = 2 \text{ A}$		25	40	ns
Minimum Off Time (tore)			110	150	ns
OUTPUT VOLTAGE FAULT AND WARNING SUPERVISORS					
V _{OUT} Undervoltage (UV) Threshold Programming Range (VOUT UV FAULT LIMIT and VOUT UV WARN LIMIT)	T _A = 25°C	0.360		5.5	V
V _{OUT} Overvoltage (OV) Threshold Programming Range (VOUT OV FAULT LIMIT and VOUT OV WARN LIMIT)	T _A = 25°C	0.4		6.0	V
Vour UV and OV Fault and Warning Threshold Accuracy	<0.6 V	-12		+12	mV
	≥0.6 V	-2		+2	%
VOUT UV and OV Threshold Programming Step Size			4	_	mV
Vour UV and OV Response Time	$V_{OUT} = 10 \text{ mV}$ beyond threshold		-	25	us
INPUT VOI TAGE FAULT AND WARNING SUPERVISORS					
VIN ON Programming Range	T _* = 25°C	14		16	V
VIN OFF Programming Range	$T_{A} = 25^{\circ}C$	1.35		16	V
VIN ON VIN OFF Programming Step Size			25		mV
VIN ON VIN OFF Set-Point Accuracy	VIN ON/VIN OFE 55 V	-100	20	+100	mV
	$5 V \le V$ IN ON/VIN OFE $\le 16 V$	-2		2	%
VIN Overvoltage Lockout Threshold		16.8	17.6	2	V
	VIN falling	16.5	17.0		V
		10.0	17.20		
SVNC/PW/M_CEG Pin Input Frequency Range		0.4		1	MH7
f Programming Range	T 25°C	0.4		4	MH7
	1A - 20 0	-7.5		+ +75	0/
Switching Dhose		-1.5		+1.5	70
	T - 25°C	0		245	Degrade
Programming Range	1 _A - 25 C	0	15	343	Degrees
			15		Degrees
reiemetry Measurement Period					
All Measurements	Standard telemetry mode		5.5		ms
	Low trequency telemetry		110		ms
All Except Output Current	Output current (I _{OUT}) scope telemetry mode		9		ms
Output Current Only	I _{OUT} scope telemetry mode		2.5		ms

Table 1. Electrical Characteristics (Continued)

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
OUTPUT VOLTAGE READBACK					
READ_VOUT Accuracy	$0.6 \text{ V} \le \text{V}_{\text{OUT}} \le 1.375 \text{ V}, \text{V}_{\text{OUT}} \text{ Range } 0$	-0.20		+0.20	%
	0.4 V < V _{OUT} < 5.5 V	-0.40		+0.40	%
V _{IN} INPUT VOLTAGE READBACK					
READ_VIN Accuracy	1.5 V < V _{IN} < 2.5 V	-25		+25	mV
	2.5 V < V _{IN} < 16 V	-1		+1	%
OUTPUT CURRENT READBACK DC ACCURACY					
READ_IOUT DC Accuracy	$V_{OUT}/V_{IN} \le 0.25$, $f_{SW} \le 2$ MHz, 0 A $\le I_{OUT} \le 10$ A	-300		+300	mA
	$V_{OUT}/V_{IN} \le 0.25$, $f_{SW} \le 2$ MHz, $I_{OUT} > 10$ A	-3		+3	%
	All other conditions, 0 A \leq I _{OUT} \leq 10 A	-1		+1	A
	All other conditions, I _{OUT} > 10 A	-10		+10	%
FREQUENCY READBACK					
READ_FREQUENCY Accuracy	f _{SW} ≤ 400 kHz, T _A = 25°C	-20		+20	kHz
	f _{SW} ≥ 400 kHz, T _A = 25°C	-5		+5	%
NVM CHARACTERISTICS					
Retention ^{2, 3}		10			Years
Endurance ²		3			Writes
STORE_USER_ALL Mass Write Time			0.25	2	Sec
SYNC/PWM_CFG PIN					
Peak-to-Peak Input Voltage Swing	SYNC input mode	1.4		5.5	V
Rise Time	SYNC input mode			25	ns
Duty Cycle	SYNC input mode	30		70	%
Output High Voltage, V _{OH}	SYNC output mode, current = 1 mA	1.6			V
Output Low Voltage, V _{OL}	SYNC output mode, current = 1 mA			0.2	V
RUN, PGOOD, SCL, SDA, and ALERT INPUTS					
Input High Threshold			1.1	1.35	V
Input Low Threshold		0.8	0.9		V
Hysteresis		50	200	400	mV
Leakage Current	Applied voltage = 0 V and 5.5 V, T _A = 25°C			±10	μA
Input Capacitance, C _{IN} ²	$T_A = 25^{\circ}C$			10	pF
PGOOD AND ALERT OPEN-DRAIN OUTPUTS					
Output High Voltage, V _{OL}	Current = 6 mA	0		0.4	V
SCL AND SDA OUTPUTS					
Output Low Voltage, V _{OL}	Current = 20 mA	0		0.4	V

¹ The LT7170/LT7170-1 switching regulators use valley current mode control so that the current limits specified correspond to the valley of the inductor current waveform. The maximum load current is higher and equals the valley current limit plus one half of the inductor ripple current.

² Guaranteed by design, characterization, and correlation with statistical process controls.

³ The minimum retention specification for NVM applies for devices whose NVM was programmed while the T_J of the devices was between -40°C and +125°C and while V_{IN} was biased at 9.6 V to 16 V.

Table 2. I²C/PMBus Timing

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	Serial bus operating frequency	10		1000	kHz
t _{BUF}	Bus free time between stop and start	500			ns
t _{HD:STA}	Hold time after repeated start condition	260			ns
t _{SU:STA}	Repeated start condition setup time	260			ns
t _{SU:STO}	Stop condition setup time	260			ns

Table 2. I²C/PMBus Timing (Continued)

Symbol	Parameter	Min	Тур	Max	Unit
t _{SU:DAT}	Data input setup time	50			ns
t _{HD:DAT}	Data input hold time	0			ns
	Data output hold time	0		450	ns
t _{TIMEOUT}	Bus timeout	25		35	ms
t _{LOW}	Serial clock low period	0.5		10000	μs
t _{HIGH}	Serial clock high period	260			ns

ABSOLUTE MAXIMUM RATINGS

Table 3. Absolute Maximum Ratings

Parameter	Rating
V _{IN}	-0.3 V to +20 V
Average V _{IN} Input Supply Current ¹	6 A
EXTV _{CC}	-0.3 V to +6 V
V _{SENSEP}	-0.3 V to +6 V
V _{SENSEN}	-0.3 V to +0.3 V
RUN, PGOOD, ALERT, SDA, SCL, and SYNC/ PWM_CFG	-0.3 V to +6 V
Operating T _J ²	-40°C to +150°C
Storage Temperature	-65°C to +150°C
Maximum Peak Reflow (Package Body) Temperature	260°C

¹ The average V_{IN} input current to the LT7170/LT7170-1 is a function of V_{IN}, the programmed V_{OUT}, I_{LOAD}, and the efficiency as $I_{VIN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \text{Efficiency}}$. Exceeding the maximum average input current rating for the LT7170/LT7170-1 may affect device reliability and lifetime.

 2 The LT7170/LT7170-1 are specified over the –40°C to 150°C operating T_J range. Operating lifetime is derated for T_J greater than 150°C. The LT7170/LT7170-1 include overtemperature protection that is intended to protect the device during momentary overload conditions. The maximum rated T_J is exceeded when this protection is active. Note the maximum T_A consistent with these specifications is determined by specific operating conditions in conjunction with the board layout, the rated package thermal impedance, and other environmental factors.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Using enhanced heat removal (PCB, heat sink, and airflow) techniques improve thermal resistance values.

 θ_{JA} is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure, θ_{JC-TOP} is the junction-to-case top thermal resistance, and $\theta_{JC-BOTTOM}$ is the junction-to-case bottom thermal resistance.

Table 4. Th	ermal Resistance	for Demonstration	Board in Still Ai
-------------	------------------	-------------------	-------------------

θ _{JA}	θ _{JC-TOP}	θ _{JC-BOTTOM}	Unit
21.5	41.4	4.0	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 18	V _{IN}	Power Supply Inputs for the Buck Regulators and Internal LDO Regulators. One 0201 capacitor must be placed between V _{IN} (Pin 1) and PGND (Pin 2). A second 0201 capacitor must be placed between V _{IN} (Pin 18) and PGND (Pin 17). These capacitors must each have a 0.1 µF value or greater and must be placed as close as possible to the LT7170/LT7170-1. Place a third larger capacitor of 10 µF or more close to LT7170/LT7170-1 with its positive terminal connected to either Pin 1 or Pin 18, and its negative terminal connected to ground.
2, 17, 27, 28, 29	PGND	Power Ground Pins. The negative terminal of the V _{IN} input bypass capacitors and the negative terminal of the regulator output capacitors must be tied to the PGND pins with low impedance connections. The printed circuit board (PCB) must be designed to provide low impedance electrical and thermal contact to power ground.
3	DRV _{CC}	Internal Low Dropout (LDO) Regulator Bypass Pin. This regulator provides the supply current for the power field effect transistor (FET) drivers. Decouple the DRV _{CC} pin to PGND with a 10 µF or greater, low equivalent series resistance (ESR) ceramic capacitor rated for at least 6 V, as close as possible to the LT7170/LT7170-1, using the top printed circuit board (PCB) layer. Do not load the DRV _{CC} pin with external circuitry.
4	SYNC/ PWM_CFG	External Clock Synchronization Input (SYNC)/Output Pin and Pulse-Width Modulation (PWM) Configuration Resistor Pin (PWM_CFG). When driven with an external clock, an internal PLL synchronizes the switching regulator output with the rising edge of the external clock. If this pin is used as a clock input, insert a 1.5 nF coupling capacitor in series with the clock source, unless the NVM is programmed to ignore the configuration resistors by setting the MFR_CONFIG_ALL_LT7170 command, Bit 6, in which case, the clock source can be connected directly. If configured as an output by setting MFR_SYNC_CONFIG_LT7170, Bit 0, the LT7170/LT7170-1 drive the SYNC/PWM_CFG pin output at the switching clock frequency set by the FREQUENCY_SWITCH command. Connect a 1% resistor from SYNC/PWM_CFG to either PGND or SGND according to Table 8 to select the frequency, phase, and mode configurations. The configuration resistor is read at LT7170/LT7170-1 startup and reset. SYNC/PWM_CFG may be floated, but do not ground it. See the Applications Information for more details.
5	VOUT_CFG	Output Voltage Configuration Input Pin. Connect a 1% resistor from VOUT_CFG to either SGND or PGND according to Table 7 to select the output voltage set point. If left floating or tied to V _{DD18} , the LT7170/LT7170-1 use the value for the VOUT_COMMAND command programmed in the NVM. The VOUT_CFG pin is read at LT7170/LT7170-1 startup and reset.
6	EXTV _{CC}	Optional Power Supply Input. If connected from 3 V to 5.5 V, the EXTV _{CC} pin is used to derive the INTV _{CC} and DRV _{CC} supplies. If the LT7170/LT7170-1 output is 3 V or greater, the output can be connected to $EXTV_{CC}$ to reduce power loss. If the $EXTV_{CC}$ pin is tied to a supply other than V_{OUT} , connect a 0.1 µF or greater local bypass ceramic capacitor from this pin to PGND.
7	ALERT	Open-Drain Alert Pin. If the ALERT pin function is used, a pull-up resistor from a 1.6 V to 5.5 V supply is required. If the ALERT pin function is not used, the ALERT pin can be tied to ground.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 5. Pin Function Descriptions (Continued)

Pin No.	Mnemonic	Description
8	RUN	Regulator Enable Input Pin. Logic high enables the regulators. The RUN pin can be tied directly to DRV _{CC} to enable the regulator when input power is present.
9	PGOOD	Power-Good Indicator Open-Drain Output. PGOOD is pulled low when the output is outside of the overvoltage and undervoltage fault thresholds, when the regulator is disabled, or during on and/or off sequencing. The PGOOD output is deglitched by internal configurable timers. If the PGOOD pin function is used, a pull-up resistor from a 1.6 V to 5.5 V supply is required. If the PGOOD pin function is not required, PGOOD can be tied to ground.
10	SDA	Serial Bus Data Input and Output Pin. A pull-up resistor from a 1.6 V to 5.5 V supply is required for I ² C/PMBus operation. If serial bus operation is not required, SDA can be tied to ground.
11	SCL	Serial Bus Clock Input Pin. The LT7170/LT7170-1 can hold SCL low if clock stretching is enabled (PMBus speeds, 400 kHz to 1 MHz only). A pull-up resistor from a 1.6 V to 5.5 V supply is required for I ² C/PMBus operation. If serial bus operation is not required, SCL can be tied to ground.
12	V _{DD18}	Internal 1.8 V Regulator Bypass Pin. Decouple the V _{DD18} pin to SGND with a 1 µF or greater, low ESR ceramic capacitor. Do not load the V _{DD18} pin with external circuitry.
13	SGND	Signal Ground Pin. The bypass capacitors for INTV _{CC} and V _{DD18} must be connected to SGND. The SGND pin is connected to PGND inside the LT7170/LT7170-1. Do not connect SGND to PGND on the PCB.
14	INTV _{CC}	Internal 3 V LDO Regulator Bypass Pin. This regulator provides the supply current for internal circuitry. Decouple the INTV _{CC} pin to SGND with a 10 μF or greater, low ESR ceramic capacitor, as close as possible to the LT7170/LT7170-1. Do not load the INTV _{CC} pin with external circuitry.
15	V _{SENSEP}	Output Voltage Positive Sense Input. Connect the V _{SENSEP} pin to the output voltage sense point.
16	V _{SENSEN}	Output Voltage Negative Sense Input. Connect the V _{SENSEN} pin to the output voltage ground sense point.
19	BOOST1	Boosted Floating Driver Supply Pin. Connect a 0.1 μF boost capacitor from BOOST1 to SW1 as close as possible to the LT7170/ LT7170-1, using the top PCB layer. The normal operating voltage swing of the BOOST1 pin is from DRV _{CC} to V _{IN} + DRV _{CC} .
20, 21, 26	SW1	Output of the Phase 1 Internal Power Switches. For the LT7170-1, tie the SW1 pins together and connect these pins to the Phase 1 inductor and BOOST1 capacitor. For the LT7170, tie the SW0 and SW1 pins together and connect these pins to the Phase 0 inductor and BOOST0 capacitor. For optimal performance, keep the SW1 node small on the PCB.
22, 23, 25	SW0	Output of the Phase 0 Internal Power Switches. Tie the SW0 pins together and connect these pins to the Phase 0 inductor and BOOST0 capacitor. For optimal performance, keep the SW0 node small on the PCB.
24	BOOST0	Boosted Floating Driver Supply Pin. Connect a 0.1 μ F boost capacitor from BOOST0 to SW0 as close as possible to the LT7170/LT7170-1, using the top PCB layer. The normal operating voltage swing of the BOOST0 pin is from DRV _{CC} to V _{IN} + DRV _{CC} .

 $T_A = 25^{\circ}C$, unless otherwise stated.



Figure 6. LT7170 12 V_{IN} to 0.6 V_{OUT} Efficiency







Figure 8. LT7170 12 VIN to 1.0 VOUT Efficiency











Figure 11. LT7170-1 12 V_{IN} to 1.0 V_{OUT} Efficiency















Figure 15. Load Regulation



Figure 16. LT7170-1 Switch On Resistance Per-Phase vs. Temperature



Figure 17. EXTV_{CC} Idle Current vs. Temperature











Figure 20. f_{SW} vs. Temperature



Figure 21. Valley Current-Limit Change (ΔΙ_{LIMIT}) vs. V_{OUT}/L







Figure 23. Temperature Rise vs. Load Current



Figure 24. READ_TEMPERATURE_1 Error vs. Temperature



Figure 25. READ_IOUT Error vs. Load Current



Figure 26. Soft Start Ramp







Figure 28. LT7170 Inductor Current, Switch Pin, and SYNC Output Waveforms



Figure 29. LT7170-1 Inductor Currents, Switch Pins, and SYNC Output Waveforms



Figure 30. LT7170 Transient Response: Load Current Step, 2 A to 8 A (C_{OUT} is the Output Capacitance, C_C is the Capacitor Compensation, and R_C is Resistor Compensation)



Figure 31. LT7170-1 Transient Response: Load Current Step, 2 A to 8 A



Figure 32. LT7170 Radiated EMI Performance (CISPR32 Radiated Emission Test with Class B Limits)



Figure 33. LT7170-1 Radiated EMI Performance (CISPR32 Radiated Emission Test with Class B Limits)

OVERVIEW

The LT7170/LT7170-1 are monolithic, dual-phase, DC/DC synchronous step-down regulators capable of providing up to 20 A of continuous output current with input supply voltages up to 16 V. For the LT7170, connect SW0 and SW1 together to a single inductor to drive a single-regulated output supply. For the LT7170-1 dual-phase option, connect an inductor to each of the switch pins, SW0 and SW1, to drive a single-regulated output supply. The switching phases are set to 180° out of phase. The phase selected by configuration resistors or by the MFR_PWM_PHASE_LT7170 command sets the phase difference between the SYNC/PWM_CFG input and the SW0 output. The I²C-based serial peripheral interface (SPI) is compatible with PMBus 1.3, which supports bus speeds up to 1 MHz.

Major features include the following:

- ▶ Programmable V_{OUT}
- Programmable current limit
- Programmable f_{SW}
- Programmable overvoltage and undervoltage comparators
- Programmable on and off delay times
- Programmable output rise and/or fall times
- Programmable control loop compensation
- Programmable input undervoltage threshold
- ▶ Selectable switch slew rate for EMI and efficiency optimization
- Dedicated power-good pin
- PLL for synchronous operation with an external clock
- Input and output voltage, output current, and die temperature telemetry
- Programmable output current readback sampling window
- Reduced power telemetry mode that slows analog-to-digital converter (ADC) sampling frequency to reduce input quiescent current
- ► Fully differential remote V_{OUT} sense
- 3x programmable nonvolatile configuration memory with error correcting code (ECC)
- Optional external configuration resistors to set key operating parameters
- Standalone operation using either configuration resistors or nonvolatile configuration memory
- A variety of fault and warning handling and reporting mechanisms

A dedicated ALERT pin is provided to indicate that faults or warnings have occurred.

Individual status commands enable fault and warning reporting to identify the specific event.

Fault reporting and shutdown behavior are fully configurable. Faults can be individually masked, and the fault responses can be pro-

grammed to retry or remain shutdown. Fault and warning detection capabilities include the following:

- Output undervoltage and overvoltage faults and warnings
- Internal overtemperature fault and warning
- Communication, memory, or logic (CML) faults
- Input overvoltage fault and undervoltage warning
- Output overcurrent fault and warning

SWITCHING REGULATOR CONTROL LOOP

The LT7170/LT7170-1 employ a controlled on-time, valley currentmode architecture. In normal operation, the internal top power, metal-oxide semiconductor FET (MOSFET) is turned on for an interval determined by an on-time control circuit. When the top power MOSFET turns off, the bottom power MOSFET turns on until the valley current comparator trips, restarting the on-time control circuit and initiating the next cycle. Inductor current is determined by sensing the voltage drop across the bottom power MOSFET when it is on. The error amplifier adjusts the average inductor current (I_{TH}) node voltage by comparing the regulator output voltage with an internal reference digital-to-analog converter (DAC) output. The voltage on the I_{TH} node sets the comparator threshold, which is compared with the sensed-inductor valley current. An increase in load current causes a drop in the output voltage relative to the internal reference. The error amplifier responds by forcing the ITH voltage higher until the average inductor current matches that of the load current.

An internal PLL synchronizes the oscillator frequency to an external clock signal if one is present on the SYNC/PWM_CFG pin. If no external clock is applied, the f_{SW} is set by the FREQUENCY_SWITCH command, which can be initialized by using configuration resistors (see the Setting Switching Frequency and PWM Mode for more details).

NVM

The LT7170/LT7170-1 contain internal programmable NVM with ECC to store user configuration settings. The NVM can be programmed up to three times. During NVM write operations, T_J must be between -40° C and $+125^{\circ}$ C, and V_{IN} must be biased between 9.6 V to 16 V.

In addition to ECC, the integrity of the on-board NVM is checked with a cyclic redundancy check (CRC) calculation after a power-on reset or execution of a RESTORE_USER_ALL command. If an invalid CRC is detected, the regulator output remains disabled until the issue is resolved.

See the LT7170/LT7170-1 PMBus/I²C Reference Manual for more information about NVM programming.

POWER-UP AND INITIALIZATION

The LT7170/LT7170-1 are capable of standalone supply sequencing and controlled turn-on and turn-off operation. To reduce LT7170/LT7170-1 power dissipation, EXTV_{CC} can be driven with an external 3.0 V to 5.5 V supply. If EXTV_{CC} is driven by a 3.0 V to 5.5 V supply, the supported V_{IN} input operating range is from 1.5 V to 16 V. Note that without EXTV_{CC}, the V_{IN} operating range is from 2.9 V to 16 V.

The LT7170/LT7170-1 initialize upon application of power to V_{IN} or EXTV_{CC}, or when an MFR_RESET or RESTORE_USER_ALL command is sent. In the initialization step, the LT7170/LT7170-1 read the NVM configuration and/or resistor configuration pins to set the initial state of the PMBus commands. The PGOOD pin is held low during initialization and released after the output voltage reaches the target value. If the resistor configuration pins are enabled, the LT7170/LT7170-1 initialize certain commands based on the configuration resistor values, which supersede the NVM settings. Resistor configuration pins are enabled by factory default. Set Bit 6 of the MFR_CONFIG_ALL_LT7170 command in the NVM to disable the configuration pins. See the Using Resistor Configuration Pins section for additional information.

For commands that are not initialized based on the configuration resistors, initial values are determined by the NVM factory defaults. LT7170/LT7170-1 initialization typically requires 5 ms. If the resistor configuration pins are disabled, the initialization time is reduced to 3 ms (typical).

After initialization is complete, $V_{\rm IN}$ is checked. For the devices to operate, $V_{\rm IN}$ must exceed the programmable threshold set by the VIN_ON command.

SOFT START

When all conditions required for startup are met and the output of the LT7170 or LT7170-1 is enabled, the device waits for the commanded turn-on delay and ramps the target output voltage up to the commanded voltage set point. The turn-on delay is set by the TON DELAY command, which is 0 ms by default. The soft-start ramp time is set by the TON RISE command, which is 1 ms by default. During soft-start, the LT7170/LT7170-1 devices use a discontinuous mode in which the inductor current is not allowed to reverse. The reverse-current comparator, $\mathsf{I}_{\mathsf{REV}}$, turns off the bottom switch just before the inductor current reaches zero, preventing the inductor current from reversing and going negative. Both power MOSFETs remain off while the output capacitor supplies the load current until the I_{TH} node voltage rises to more than the zero current threshold to initiate the next cycle. After the commanded voltage set point is reached, the channel transitions to forced continuous conduction mode.

SHUTDOWN

The LT7170/LT7170-1 can be programmed to turn off immediately or to sequence off.

When sequencing off, the LT7170/LT7170-1 wait for the turn-off delay and then perform a soft stop ramp by which the regulation target voltage is ramped down to zero. The turn-off delay is set by the TOFF_DELAY command, which defaults to zero. The target voltage ramp-down time is set by the TOFF_FALL command, which defaults to 2 ms. By default, the channel ramps down in forced continuous conduction mode. The ramp-off behavior can be configured using the MFR_PWM_MODE_LT7170 command.

Sequencing off occurs if OPERATION is set to 0x40, or if the RUN pin is deasserted, and Bit 0 of the ON_OFF_CONFIG command is set to 0 and Bit 2 of the ON_OFF_CONFIG command is set to 1.

When immediate shutdown occurs, the regulators ramp the inductor current to zero as quickly as possible and then stop switching. In this case, the output voltage decays based only on the load current and the internal 250 Ω pull-down on the V_{SENSEP} pin. Immediate shutdown occurs in any of the following situations:

- ▶ V_{IN} falls to less than the VIN_OFF threshold.
- If the OPERATION command is cleared to 0x00, of if Bit 3 of the ON_OFF_CONFIG command is set to 1.
- A fault condition occurs that causes the output to turn off.
- The RUN pin is deasserted and the ON_OFF_CONFIG command is configured such that the RUN pin deassertion causes immediate shut down as determined by Bit 0 and Bit 1 of the ON OFF CONFIG command.

WARNING AND FAULT HANDLING

The LT7170/LT7170-1 continuously monitor the system for fault and warning conditions.

Fault responses are configurable using the corresponding FAULT_RESPONSE commands, such as VOUT_UV_FAULT_RE-SPONSE and VOUT_OV_FAULT_RESPONSE. Possible fault responses are as follows:

- ▶ Ignores fault or warning condition and continues operation.
- Shuts down immediately and retries if the fault condition is no longer present.
- ▶ Shuts down immediately and latches off.

The remainder of this section describes the factory default warning and fault behavior. See the supported PMBus and MFR commands table in the LT7170/LT7170-1 PMBus/I²C Reference Manual for details on configuring fault and warning behavior.

All faults and warnings are indicated in the PMBus status commands. The CLEAR_FAULTS command is used to clear any fault bits that have been set. This command clears all bits in all status commands simultaneously. This command also deasserts the ALERT pin. If the fault is still present when the bit is cleared, the fault bit remains set, and the host is notified by asserting the ALERT pin low.

The CLEAR_FAULTS command does not cause a unit that has latched off for a fault condition to restart. Units that have shut down

for a fault condition are restarted only when the fault condition is no longer present and the following occurs:

- ▶ The output is commanded to turn off and then to turn back on via the RUN pin and/or OPERATION command.
- ► A MFR RESET command is issued.
- ► V_{IN} and EXTV_{CC} bias power are removed and reapplied to the LT7170/LT7170-1.

An LT7170/LT7170-1 retry following a fault does not clear the status command bits. Therefore, when the output powers on after a fault, the status bits can be read to determine the cause of the fault.

When a warning occurs related to the output voltage, output current, or temperature, the LT7170/LT7170-1 pull the ALERT pin low, the corresponding bit is set in the appropriate status commands, and the regulators continue to operate.

If the output voltage falls to less than VOUT_UV_FAULT_LIMIT, the LT7170/LT7170-1 respond as follows:

Table 6. Factory Default Warnings and Faults Behavior

- ▶ The PGOOD pin pulls low.
- ▶ The ALERT pin pulls low.
- ► The VOUT_UV fault bit is set in the STATUS_VOUT, STA-TUS_BYTE, and STATUS_WORD commands.
- The regulators continue to operate while limiting the maximum valley current.

If a fault occurs due to output overvoltage or input overvoltage, the LT7170/LT7170-1 respond as follows:

- ▶ The output shuts down immediately.
- ▶ The PGOOD pin pulls low.
- ▶ The ALERT pin pulls low.
- The corresponding indicator bits are set in the appropriate status commands.
- After 10 ms MFR_RETRY_DELAY time, the LT7170/LT7170-1 attempt to restart when the fault condition is no longer present.

	Detection				
Warning or Fault Type	Method	Default Threshold	Default Regulator Response	PGOOD	ALERT
V _{OUT} UV Warning	Comparator	VOUT_COMMAND: -6.5%	Continues operation	High-Z	Pull low
V _{OUT} OV Warning	Comparator	VOUT_COMMAND: 7.5%	Continues operation	High-Z	Pull low
V _{OUT} UV Fault	Comparator	VOUT_COMMAND: -7%	Continues operation	Pull low	Pull low
V _{OUT} OV Fault	Comparator	VOUT_COMMAND: 10%	Shuts down and retries	Pull low	Pull low
V _{IN} OV Fault	Comparator	17.6 V	Shuts down and retries	Pull low	Pull low
V _{IN} UV Warning	ADC	-1.0 V (disabled)	Continues operation	High-Z	Pull low
Overtemperature Warning	ADC	140°C	Continues operation	High-Z	Pull low
Overtemperature Fault	ADC	160°C	Shuts down and retries	Pull low	Pull low
I _{OUT} Overcurrent (IOUT_OC) Warning	ADC	Average current (I _{AVG}) > 20 A	Continues operation	High-Z	Pull low
I _{OUT} Overcurrent Fault	Valley comparator	I _{VALLEY} > 6.5 A ¹	Continues operation	High-Z	High-Z
Turn-On Time (TON_MAX) Fault	Comparator and timer	5 ms without exceeding VOUT_UV_FAULT_LIMIT	Continues operation	Pull low	Pull low
Turn-Off Time (TOFF_MAX) Warning	ADC and timer	0 (disabled)	Not applicable	High-Z	High-Z
SYNC Input Clock Error ²	Input and output	Not applicable	Locks off until next reset	Pull low	Pull low
NVM Error	CRC, ECC	Not applicable	Locks off until next reset	Pull low	Pull low
PMBus/I ² C Communication Error (CML)	Logic	Not applicable	Not applicable	High-Z	Pull low

¹ The IOUT_OC_FAULT valley current threshold is controlled by MFR_PWM_MODE_LT7170, Bits[10:9].

² When a SYNC input clock error is detected during initialization, the output of the devices is disabled.

If a fault occurs due to overtemperature, the LT7170/LT7170-1 respond as follows:

- ▶ The output shuts down immediately.
- ▶ The PGOOD pin pulls low.
- ▶ The ALERT pin pulls low.
- ► The overtemperature (OT) bit is set in the appropriate status commands.
- When the ADC measures that the temperature is less than the overtemperature threshold, the LT7170/LT7170-1 attempt to restart.

PGOOD PIN

The open-drain PGOOD pin is pulled low when the output is off for any reason, during soft start and soft stop, or if the output voltage is less than the VOUT_UV_FAULT_LIMIT. Other pin conditions are defined in Table 6.

ALERT PIN

The SMBALERT_MASK command configures which warning and fault indicators cause the LT7170/LT7170-1 to pull down the opendrain ALERT pin.

Once the LT7170 or LT7170-1 pulls down the ALERT pin, the device continues to hold the ALERT pin low until one of the following occurs:

- ▶ The output is shut off and turned on.
- A CLEAR_FAULTS, RESTORE_USER_ALL, or MFR_RESET command is received.
- All unmasked status bits are cleared by writing a 1 to each bit.
- The device successfully transmits its address in response to the PMBus alert response address.
- Input power is removed from V_{IN} and EXTV_{CC}.

USING RESISTOR CONFIGURATION PINS

The LT7170/LT7170-1 have two resistor configuration pins, VOUT_CFG and PWM_CFG, and each uses a single ±1% resistor to select key operating parameters. The resistors on the configuration pins are measured upon power-up and execution of a RESTORE_USER_ALL or MFR_RESET command.

SETTING OUTPUT VOLTAGE

The VOUT_COMMAND command specifies the output voltage when the regulator is enabled.

VOUT_COMMAND can be initialized using a resistor connected between the VOUT_CFG pin and the PGND or SGND pin based on the values in Table 7. If the VOUT_CFG pin is open or tied to

Table 7. VOUT CFG Pin Configuration Resistor Selection

 $V_{\text{DD18}},$ the VOUT_COMMAND command is loaded from the NVM to set the output voltage.

The following commands are initialized based on a percentage of the VOUT_COMMAND command if the resistor configuration pins are used to initialize the output voltage:

- ▶ VOUT_OV_FAULT_LIMIT: 10%
- ▶ VOUT_OV_WARN_LIMIT: 7.5%
- ▶ VOUT_MAX: 7.5%
- ▶ VOUT_MARGIN_HIGH: 5%
- ▶ VOUT MARGIN LOW: -5%
- ▶ VOUT UV WARN LIMIT: -6.5%
- ▶ VOUT UV FAULT LIMIT: -7%

Resistor Value (±1%)	Output Voltage Set Point (V) ¹	V _{OUT} Range	Effective Error Amplifier Gain	Regulator Enable ²
Floating or V _{DD18}	Initialized from the NVM (default 0.5 V)	Initialized from NVM (default 0.4 V ≤ V _{OUT} ≤ 1.375 V)	Initialized from the NVM (default 300 $\mu S)$	Initialized from the NVM (default: regulator is enabled if the RUN pin is asserted high)
124 kΩ	5	1.6 V ≤ V _{OUT} ≤ 5.5 V	300 µS	Enabled if the RUN pin is asserted high
107 kΩ	3.3	1.6 V ≤ V _{OUT} ≤ 5.5 V	300 µS	Enabled if the RUN pin is asserted high
93.1 kΩ	2.5	$0.8 \text{ V} \le \text{V}_{\text{OUT}} \le 2.75 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
80.6 kΩ	1.8	$0.8 \text{ V} \le \text{V}_{\text{OUT}} \le 2.75 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
69.8 kΩ	1.5	0.8 V ≤ V _{OUT} ≤ 2.75 V	300 µS	Enabled if the RUN pin is asserted high
60.4 kΩ	1.35	$0.8 \text{ V} \le \text{V}_{\text{OUT}} \le 2.75 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
51.1 kΩ	1.2	0.4 V ≤ V _{OUT} ≤ 1.375 V	300 µS	Enabled if the RUN pin is asserted high
43.2 kΩ	1.1	$0.4 \text{ V} \le \text{V}_{\text{OUT}} \le 1.375 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
36.5 kΩ	1.0	$0.4 \text{ V} \le \text{V}_{\text{OUT}} \le 1.375 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
30.9 kΩ	0.9	$0.4 \text{ V} \le \text{V}_{\text{OUT}} \le 1.375 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
25.5 kΩ	0.85	$0.4 \text{ V} \le \text{V}_{\text{OUT}} \le 1.375 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
21 kΩ	0.8	$0.4 \text{ V} \le \text{V}_{\text{OUT}} \le 1.375 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
16.5 kΩ	0.75	$0.4 \text{ V} \le \text{V}_{\text{OUT}} \le 1.375 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
11.8 kΩ	0.7	$0.4 \text{ V} \le \text{V}_{\text{OUT}} \le 1.375 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
6.65 kΩ	0.6	$0.4 \text{ V} \le \text{V}_{\text{OUT}} \le 1.375 \text{ V}$	300 µS	Enabled if the RUN pin is asserted high
0 (SGND)	Initialized from the NVM (default 0.5 V)	Initialized from the NVM (default 0.4 V \leq V _{OUT} \leq 1.375 V)	Initialized from the NVM (default 300 $\mu\text{S})$	Disabled and the RUN pin is ignored

¹ Output voltage set point is controlled by VOUT_COMMAND.

² The PMBus ON_OFF_CONFIG command selects whether the RUN pin and/or the PMBus OPERATION command enables the regulator.

SETTING SWITCHING FREQUENCY AND PWM MODE

The SYNC/PWM_CFG pin is a flexible multipurpose input and/or output pin that can be used as a configuration resistor (R_{PWM_CFG}) input as well as a clock input or output.

Table 8. SYNC/PWM_CFG Pin Configuration Resistor Selection

A R_{PWM_CFG} connected between the SYNC/PWM_CFG pin and the PGND or SGND pin, as shown in Table 8, can be used to initialize the PWM configuration including frequency, phase, loop compensation, and operating mode. If SYNC/PWM_CFG is open or tied to V_{DD18}, the VOUT_COMMAND command is loaded from the NVM to set the output voltage.

		Internal Compensation ²		SYNC/PWM CFG Clock	
Resistor Value (±1%)	Switching Frequency ¹	Internal C _{ITH}	Internal R _{ITH}	Output/Input	PWM Phase SW0
Floating or V _{DD18}	Initialized from the NVM (default 1 MHz)	Initialized from the NVM (default 80 pF)	Initialized from the NVM (default 10 k Ω)	Initialized from the NVM (default input)	Initialized from the NVM (default 0°)
93.1 kΩ	500 kHz	320 pF	14 kΩ	Input	0°
60.4 kΩ	750 kHz	320 pF	14 kΩ	Input	0°
30.9 kΩ	1.5 MHz	320 pF	20 kΩ	Input	0°
16.5 kΩ	2 MHz	320 pF	20 kΩ	Input	0°
11.8 kΩ	3 MHz	80 pF	60 kΩ	Input	0°
6.65 kΩ	4 MHz	80 pF	60 kΩ	Input	0°
124 kΩ	500 kHz	320 pF	14 kΩ	Output	0°
80.6 kΩ	750 kHz	320 pF	14 kΩ	Output	0°
51.5 kΩ	1 MHz	320 pF	14 kΩ	Output	0°
43.2 kΩ	1.5 MHz	320 pF	20 kΩ	Output	0°
25.5 kΩ	2 MHz	320 pF	20 kΩ	Output	0°
Clock Active Throughout Power-On Reset and Reset	Measured at power-on reset and reset	Determined by measured SYNC frequency ³	Determined by measured SYNC frequency ³	Input	0°

¹ If an external synchronization clock is applied as well as a R_{PWM_CFG} on the combined SYNC/PWM_CFG pin, the clock source must be AC-coupled with a 1.5 nF series capacitor, and the clock source must be inactive during initialization of the LT7170/LT7170-1. Choose the R_{PWM_CFG} value to set the internal PWM f_{SW} to a similar value to the input clock.

² For internal compensation, C_{ITH} is controlled by MFR_PWM_MODE_LT7170, Bits[8:6], and R_{ITH} is controlled by MFR_PWM_MODE_LT7170, Bits[5:3].

³ When an external clock is detected during power-on reset and/or reset of the LT7170/LT7170-1, the external clock frequency is measured and internal compensation parameters, C_{ITH} and R_{ITH}, are chosen automatically as follows:

- $\blacktriangleright~$ For 400 kHz to 625 kHz, R_{ITH} = 14 k Ω and C_{ITH} = 320 pF.
- For 625 kHz to 1.25 MHz, R_{ITH} = 14 kΩ and C_{ITH} = 320 pF.
- $\blacktriangleright~$ For 1.25 MHz to 2.5 MHz, R_{ITH} = 20 k Ω and C_{ITH} = 320 pF.
- $\blacktriangleright\,$ For 2.5 MHz to 4 MHz, R_{ITH} = 60 k\Omega and C_{ITH} = 80 pF.

The LT7170/LT7170-1 automatically synchronize PWM switching to an external clock input on the SYNC/PWM_CFG pin unless the LT7170/LT7170-1 are configured as an output driver or are programmed to ignore the input clock. When an external synchronization clock is used on the SYNC/PWM_CFG pin, the LT7170/LT7170-1 automatically use forced continuous mode. The LT7170/LT7170-1 continue PWM operation using their own internal oscillator if the external clock signal is lost. If an external synchronization clock is used, it is recommended to program the FREQUEN-CY_SWITCH command or to use R_{PWM_CFG} to set the internal oscillator frequency to a value close to the external clock frequency to ensure that the PWM f_{SW} remains consistent if the external clock is lost. The LT7170/LT7170-1 can be programmed to ignore an external clock by writing a 1 to MFR_SYNC_CONFIG_LT7170, Bit 1.

For an input clock frequency of 400 kHz to 625 kHz, it is recommended to use a R_{PWM} CFG that selects a PWM frequency of 500 kHz. For an input clock frequency from 625 kHz to 1.25 MHz, it is recommended to use a R_{PWM} CFG that selects a PWM frequency of 1 MHz. For an input clock frequency from 1.25 MHz to 2.5 MHz, it is recommended to use a R_{PWM} CFG that selects a PWM frequency of 2 MHz. For an input clock frequency from 2.5 MHz to 4 MHz, it is recommended to use a R_{PWM} CFG that selects a PWM frequency of 2 MHz. For an input clock frequency from 2.5 MHz to 4 MHz, it is recommended to use a R_{PWM} CFG that selects a PWM frequency of 4 MHz.



Figure 34. PWM Resistor Configuration Without an External Clock

The LT7170/LT7170-1 can be configured to provide a synchronizing clock output on the SYNC/PWM_CFG pin to other devices by setting Bit 0 of MFR_SYNC_CONFIG_LT7170 to 1.

If the SYNC/PWM_CFG output clock is enabled, the LT7170/ LT7170-1 drive the SYNC/PWM_CFG pin as a square wave from 0 V to 1.88 V (typical) at the frequency programmed in the FREQUENCY_SWITCH command. The phase of SYNC leads the phase of the Phase 0 PWM output by the value set in the MFR_PWM_PHASE_LT7170 command. Only one device connected to the SYNC/PWM_CFG pin can be configured as an output.

When a clock is active on the SYNC/PWM_CFG pin, the MFR_PWM_PHASE_LT7170 command specifies the phase relationship between the rising edge of the SYNC/PWM_CFG pin and the rising edge of the LT7170/LT7170-1 SW0 pin.



Figure 35. PWM Resistor Configuration with an External Clock

If both the SYNC/PWM_CFG R_{PWM_CFG} and synchronization clock input functions are used, the clock signal must be AC-coupled using a 1.5 nF capacitor between the clock source and the LT7170/LT7170-1, as shown in Figure 35. In this case, the clock signal must be inactive during LT7170/LT7170-1 initialization to ensure it does not interfere with the resistor configuration function. If the AC-coupled clock source output impedance is less than 50 Ω , a 50 Ω resistor must be added in-series with the clock source. See Table 8 for PWM_CFG resistor selections.

If the SYNC/PWM_CFG pin is used only as a clock input or output, and MFR_CONFIG_ALL_LT7170, Bit 6, is written to 1 in the NVM to disable the resistor configuration pins, no configuration resistor or AC-coupling capacitor is required.

If an external clock is applied to the SYNC/PWM CFG pin throughout initialization, and the function of the resistor configuration pins is not disabled, the LT7170/LT7170-1 measure the clock frequency and initialize the FREQUENCY SWITCH command to the measured frequency rounded to the nearest 100 kHz. In this case, MFR PWM PHASE is set to 0° and forced continuous mode is selected. Note that, unless the functionality of the resistor configuration pins is disabled, an external clock applied to the SYNC/ PWM CFG pin must be either active or inactive throughout the entire LT7170/LT7170-1 initialization process. If the clock activity changes during initialization, for example, if the clock starts after initialization begins but before it completes, the frequency measurement may be inaccurate, which can lead to the LT7170/LT7170-1 incorrectly initializing the FREQUENCY SWITCH command or declaring a pin configuration fault. See the MFR PIN CONFIG STA-TUS command in the LT7170/LT7170-1 PMBus/I²C Reference Manual for more information regarding pin configuration faults.

SINGLE PHASE FOR THE LT7170

The LT7170 is a single-phase, monolithic, DC/DC synchronous, step-down regulator that delivers up to 20 A of continuous output current. A single phase drives the SW0 and SW1 pins tied to one inductor to drive a single-regulated output supply.

For single-phase operation, connect the LT7170 SW0 and SW1 pins together and to a single inductor.

The phase selected by the configuration resistors or by MFR_PWM_PHASE_LT7170 sets the phase difference between SW0 and PWM_CFG/SYNC.

DUAL PHASE FOR THE LT7170-1

The LT7170-1 is a dual-phase, monolithic, DC/DC synchronous, step-down regulator that delivers up to 20 A of continuous output current. The switching phases are set to 180° out of phase. Connect an inductor to each of the switch pins, SW0 and SW1, to drive a single-regulated output supply.

The phase selected by the configuration resistors or by MFR_PWM_PHASE_LT7170 sets the phase difference between SW0 and PWM_CFG/SYNC.

OPERATING FREQUENCY TRADE-OFFS

Selection of the operating frequency is a trade-off between efficiency, component size, and input voltage range. The advantage of high frequency operation is that smaller inductor and capacitor values may be used, while the primary disadvantage is lower efficiency.

MINIMUM ON-TIME AND MINIMUM OFF-TIME CONSIDERATIONS

The minimum on-time, $t_{ON (MIN)}$, is the smallest time duration in which the top power MOSFET can be in its on state. This time is a function of the output load and is typically 25 ns at 2 A load. In continuous conduction, the worst-case minimum on-time limit imposes a maximum switching frequency as following:

 $f_{SW (MAX)} = V_{OUT} / (V_{IN} \times 40 \text{ ns})$

where 40 ns is the worst-case upper limit of $t_{ON (MIN)}$ for a 2 A load.

If the frequency is set higher than $t_{ON (MIN)}$ allows, the LT7170/ LT7170-1 valley-current control architecture keeps the output voltage in regulation, and f_{SW} decreases from its programmed value. High switching frequencies can be used in the design without causing output overvoltage. The dual-phase LT7170-1 cannot maintain 180° phase separation when the frequency is set higher than t_{ON} (MIN) allows.

The minimum off-time, $t_{OFF\ (MIN)}$, is the smallest time duration that the LT7170/LT7170-1 are capable of turning on the bottom power MOSFETs, tripping the current comparators, and turning the bottom power MOSFETs back off. This time is approximately 110 ns typical for a 2 A load. The minimum off-time imposes a maximum duty cycle of $t_{ON}/(t_{ON} + t_{OFF\ (MIN)})$. If the V_{OUT}/V_{IN} ratio exceeds the maximum duty cycle, for example due to input voltage dropping, the output voltage drops out of regulation.

To avoid the output voltage dropping out of regulation due to the $t_{OFF\ (MIN)}$ limitation, set f_{SW} no higher than the following:

 $f_{SW (MAX)} \le (1 - (V_{OUT (MAX)}/V_{IN (MIN)}))/150 \text{ ns}$

where 150 ns is the maximum $t_{OFF (MIN)}$ for the LT7170/LT7170-1.

PROGRAMMABLE CURRENT LIMIT

The LT7170/LT7170-1 current limit operates by limiting the output current based on the valley of the inductor-current ripple waveform, as shown in Figure 36 and Figure 37.

As shown in Figure 36, when the positive valley current limit is engaged (providing output current (I_{OUT}) to the load), the positive inductor valley current is I_{LIM_POS} , the average I_{OUT} is $I_{LIM_POS} + \Delta I_L/2$, and the peak inductor current (I_{L} (PEAK, MAX) is $I_{LIM_POS} + \Delta I_L$, where ΔI_L is the inductor ripple current. If I_{LIM_POS} is reached, the IOUT_OC fault status bit is set. See the status commands in the LT7170/LT7170-1 PMBus/I²C Reference Manual.



Figure 36. Positive Valley Current Limit

As shown in Figure 37, when the negative valley current limit occurs (sinking I_{OUT} due to the output being pulled up externally), the negative inductor valley current is I_{LIM_NEG}, the average I_{OUT} is I_{LIM_NEG} + Δ I_L/2, and the peak inductor current is I_{LIM_NEG} + Δ I_L.



Figure 37. Negative Valley Current Limit

The LT7170/LT7170-1 offer four settings for the valley current limit. The current-limit selection is controlled by MFR_PWM_MODE_LT7170, Bits[10:9], as shown in Table 10. The factory default current-limit setting is a +10.7 A (typical) I_{LIM_POS} and -6.0 A (typical) I_{LIM_NEG}. Note that the modulator current sense gain, dI_{OUT}/dV_{ITH}, also changes as the current-limit selection changes, which must be considered in the control-loop compensation.

MFR_PWM_MODE_LT7170 Bits[10:9]	I _{LIM_POS} Typical (A)	I _{LIM_NEG} Typical (A)	dl _{OUT} /dV _{ITH} Typical (A/V)
0	9.0	-6.0	33.4
1	13.0	-7.6	45.8
2	15.6	-9.4	55.2
3 (Default)	21.4	-12.0	74.2

Table 9. LT7170/LT7170-1 Valley Current-Limit Selection

Table 10. LT7170-1 Valley Current-Limit Selection per Phase

MFR_PWM_MODE_LT7170 Bits[10:9]	I _{LIM_POS} Typical (A)	I _{LIM_NEG} Typical (A)	dl _{OUT} /dV _{ITH} Typical (A/V)		
0	4.5	-3.0	16.7		
1	6.5	-3.8	22.9		
2	7.8	-4.7	27.6		
3 (Default)	10.7	-6.0	37.1		

INDUCTOR SELECTION

For a given input voltage and output voltage application, the inductor value and operating frequency determine the ripple current as follows:

$$\Delta I_{L} = \frac{V_{OUT}}{f_{SW} \times L} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Lower ripple current reduces core losses in the inductor and ESR losses in the output capacitors and reduces output voltage ripple. Do not exceed 4 A ripple current per phase. To guarantee that ripple current does not exceed a specified maximum, choose the inductance according to the following:

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{L (MAX)}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Choose the inductor as follows such that the inductor current ripple is less than twice the maximum (least negative) negative valley current limit indicated in Table 1; otherwise, an output overvoltage occurs:

$$\Delta I_L \leq 2 \times I_{\text{LIM}_\text{NEG}(MAX)}$$

Choose an inductor with a saturation current (typically I_{SAT}) higher than the maximum peak current when operating in current limit as follows:

 $I_{L(PEAK, MAX)} = I_{LIM_POS} + \Delta I_L$

To avoid overheating and poor efficiency, an inductor must be chosen with an RMS current rating that is greater than the maximum expected output load of the application. Preferably, the inductor RMS rating supports the average inductor current in current limit as follows:

$$I_{L(AVG, MAX)} = I_{LIM_POS} + \frac{\Delta I_L}{2}$$

INPUT AND OUTPUT CAPACITORS

Use low ESR ceramic capacitors at both the input and output supplies of the switching regulators. Decouple the V_{IN} pins with 0201 low ESL ceramic capacitors of the largest value available

analog.com

to meet application temperature and voltage requirements. X5R or X7R ceramic capacitors are recommended for best performance over temperature and applied voltage.

Decouple the V_{IN} pins with low ESL and ESR ceramic capacitors as close as possible to the two PVIN pins with returns to the appropriate ground return pins, as well as bulk ceramic capacitors to support the input ripple current.

See Figure 44 for suggested output capacitor values. The output capacitor values must be selected to maintain stability over selected operating conditions including operating frequency, compensation (g_{MEA}, and compensation network, R_{ITH}, and C_{ITH}), as well as the programmed current limit, which selects the modulator transconductance.

PROGRAMMABLE PWM CONTROL LOOP COMPENSATION

The LT7170/LT7170-1 have a programmable internally compensated PWM control loop, as shown in Figure 38.



Figure 38. Programmable Internal Compensation

Control loop compensation parameters can be programmed using the MFR_PWM_MODE_LT7170 command. The transconductance of the LT7170/LT7170-1 PWM error amplifier can be adjusted using MFR_PWM_MODE_LT7170, Bits[15:11]. As shown in Table 11, the LT7170/LT7170-1 scale the value of g_{MEA} as a function of the selected V_{OUT} range set by MFR_CHAN_CONFIG_LT7170, Bits[2:1].

When internal compensation is selected, the internal PWM loop compensation resistor, R_{ITH}, of the LT7170/LT7170-1 can be adjusted in nonlinear increments from 5 k Ω to 60 k Ω (typical) using MFR_PWM_MODE_LT7170, Bit[5:3], as shown in Table 12. The internal compensation capacitor, C_{ITH}, can be adjusted in 40 pF increments from 40 pF to 320 pF (typical) using MFR_PWM_MODE_LT7170, Bits[8:6], as shown in Table 13.

Table 11. Programmable Error Amplifier Transconductance

V _{OUT} Range (V)	9меа
1.6 to 5.5	(MFR_PWM_MODE_LT7170, Bits[15:11] + 1) × 37.5 µS
0.8 to 2.75	(MFR_PWM_MODE_LT7170, Bits[15:11] + 1) × 75.0 μS
0.4 to 1.375	(MFR_PWM_MODE_LT7170, Bits[15:11] + 1) × 150 µS

Table 12. Programmable Compensation Resistance (R_{ITH})

MFR_PWM_MODE_LT7170, Bits[5:3]	Internal R_{ITH} Value (k Ω)
7	60
6	42
5	29
4	20
3	14
2	10
1	7
0	5

Table 13. Programmable Compensation Capacitance (CITH)

MFR_PWM_MODE_LT7170, Bits[8:6]	Internal C _{ITH} Value (pF)
7	320
6	280
5	240
4	200
3	160
2	120
1	80
0	40

EVENT-BASED SEQUENCING

Event-based sequencing offers a hardware configurable means of defining the power-up and power-down sequence of a multichannel system.

The PGOOD pin from one regulator can be connected to the RUN pin of the next regulator in the sequence, as shown in Figure 39.

The LT7170/LT7170-1 hold the PGOOD pin low until their soft start ramp completes and their output voltage exceeds the value set in the VOUT UV FAULT LIMIT command.



Figure 39. Event-Based Sequencing

LTPOWERPLAY GUI

LTpowerPlay is a powerful Windows[®]-based development environment that supports Analog Devices, Inc., digital power system management products including the LT7170/LT7170-1. LTpowerPlay can be used to evaluate Analog Devices products by connecting to a demonstration board or to the user application board. LTpower-Play can also be used in offline mode (with no hardware present) to build multiple configuration files that can be saved and reloaded. LTpowerPlay provides valuable diagnostic information during initial system evaluation to program or adjust the power supplies or to diagnose power issues. LTpowerPlay uses Analog Devices DC1613A USB-to-I²C/SMBus/PMBus adapter to communicate with one of the many potential targets, including the EVAL-LT7170-1-AZ demo board. In application, the 3.3 V VCCIO supply from the DC1613A can be connected to the EXTV_{CC} pin of the LT7170/LT7170-1 for programming without applying V_{IN}. The LTpowerPlay software also provides an automatic update feature to keep the revision current with the latest set of device drivers and documentation. A great deal of context sensitive help is available within LTpowerPlay along with several tutorial demos. Additional information on LTpowerPlay is available at https://www.analog.com/ltpowerplay.



Figure 40. LTpowerPlay GUI Screen Shot

This section provides an overview of some key features available via the LT7170/LT7170-1 SPI; however, it is not exhaustive. The companion document LT7170/LT7170-1 PMBus/I²C Reference Manual provides a detailed description of the available digital functionality. Table 14 lists the supported commands.

The LT7170/LT7170-1 contains additional manufacturer-reserved commands not listed in Table 14. Reading these commands is harmless to the operation of the IC; however, the contents and meaning of these commands can change without notice.

Some of the unpublished commands are read only and generate a current-mode logic (CML), Bit 6, fault if written to. Do not write to commands not published in Table 14.

Floating-point values listed in the default value column are half-precision IEEE floating-point numbers.

Do not assume compatibility of commands between different devices based upon command names. Always refer to the data sheet of the manufacturer for each device for a complete definition of the function of the command.

	CMD			Data				
Command Name	Code	Description	Туре	Format	Unit	NVM ¹	Default Value	
PAGE	0x00	Provides integration with multipage PMBus devices.	R/W byte	Register			0x00	
OPERATION	0x01	Operating mode control: on and/or off, margin high and margin low.	R/W byte	Register		Y	0x80	
ON_OFF_CONFIG	0x02	RUN pin and PMBus bus on and/or off command configuration.	R/W byte	Register		Y	0x1E	
CLEAR_FAULTS	0x03	Clears any fault bits that have been set.	Send byte					
PAGE_PLUS_WRITE	0x05	Writes a command directly to a specified page.	W block					
PAGE_PLUS_READ	0x06	Reads a command directly from a specified page.	Block R/W					
ZONE_CONFIG	0x07	Assigns current page to specified zone number for ZONE_WRITE operations.	W word	Register		Y	0xFEFE	
ZONE_ACTIVE	0x08	Selects active zone for ZONE_WRITE operations.	W word	Register			0xFEFE	
WRITE_PROTECT	0x10	Level of protection provided by the device against accidental changes.	R/W Byte	Register		Y	0x00	
STORE_USER_ALL	0x15	Stores user operating memory to the NVM and can be written to three times.	Send byte					
RESTORE_USER_ALL	0x16	Restores user operating memory from the NVM.	Send byte					
CAPABILITY	0x19	Summary of PMBus optional communication protocols supported by this device.	R byte	Register			0xD8	
QUERY	0x1A	Asks if a given command is supported, and what data formats are supported.	Block R/W	Register				
SMBALERT_MASK	0x1B	Masks ALERT activity.	Block R/W	Register		Y		
VOUT_MODE	0x20	Output voltage format and exponent.	R byte	Register			0x60	
VOUT_COMMAND	0x21	Nominal output voltage set point.	R/W word	IEEE	V	Y	0.5, 0x3800	
VOUT_MAX	0x24	Upper limit on the commanded output voltage.	R/W word	IEEE	V	Y	0.537, 0x384C	
VOUT_MARGIN_HIGH	0x25	Margin high output voltage set point.	R/W word	IEEE	V	Y	0.525, 0x3833	
VOUT_MARGIN_LOW	0x26	Margin low output voltage set point.	R/W word	IEEE	V	Y	0.475, 0x3799	
VOUT_TRANSITION_RATE	0x27	Rates the output changes when V _{OUT} commanded to a new value.	R/W word	IEEE	V/ms	Y	0.25, 0x3400	

Table 14. Supported Commands (Cells Left Intentionally Blank)

Table 14. Supported Commands (Cells Left Intentionally Blank) (Continued)

	CMD		Data					
Command Name	Code	Description	Туре	Format	Unit	NVM ¹	Default Value	
FREQUENCY_SWITCH	0x33	${\rm f}_{\rm SW}$ of the regulator.	R/W word	IEEE	kHz	Y	1000.0, 0x63D0	
VIN_ON	0x35	Input voltage at which the unit must start power conversion.	R/W word	IEEE	V	Y	1.4, 0x3D9A	
VIN_OFF	0x36	Input voltage at which the unit must stop power conversion.	R/W word	IEEE	V	Y	1.35, 0x3D66	
IOUT_CAL_OFFSET	0x39	Offset for READ_IOUT.	R/W word	IEEE	A	Y	0.1, 0x2E66	
VOUT_OV_FAULT_LIMIT	0x40	Output overvoltage fault limit.	R/W word	IEEE	V	Y	0.55, 0x3866	
VOUT_OV_FAULT_RESPONSE	0x41	Action taken by the device when an output overvoltage fault is detected.	R/W byte	Register		Y	0xB8	
VOUT_OV_WARN_LIMIT	0x42	Output overvoltage warning limit.	R/W word	IEEE	V	Y	0.537, 0x384C	
VOUT_UV_WARN_LIMIT	0x43	Output undervoltage warning limit.	R/W word	IEEE	V	Y	0.467, 0x3779	
VOUT_UV_FAULT_LIMIT	0x44	Output undervoltage fault limit.	R/W word	IEEE	V	Y	0.465, 0x3770	
VOUT_UV_FAULT_RESPONSE	0x45	Action taken by the device when an output undervoltage fault is detected.	R/W byte	Register		Y	0x00	
IOUT_OC_FAULT_RESPONSE	0x47	Action taken by the device when an output overcurrent fault is detected.	R/W byte	Register		Y	0x00	
IOUT_OC_WARN_LIMIT	0x4A	Output overcurrent warning limit.	R/W word	IEEE	A	Y	20.0, 0x4D00	
OT_FAULT_LIMIT	0x4F	Internal overtemperature fault limit.	R/W word	IEEE	С	Y	160.0, 0x5900	
OT_FAULT_RESPONSE	0x50	Action taken by the device when an internal overtemperature fault is detected.	R/W byte	Register		Y	0xC0	
OT_WARN_LIMIT	0x51	Internal overtemperature warning limit.	R/W word	IEEE	С	Y	140.0, 0x5860	
VIN_OV_FAULT_RESPONSE	0x56	Action taken by the device when an input overvoltage fault is detected.	R/W byte	Register		Y	0xB8	
VIN_UV_WARN_LIMIT	0x58	Input supply undervoltage warning limit.	R/W word	IEEE	V	Y	-1.0, 0xBC00	
TON_DELAY	0x60	Time from RUN and/or OPERATION on to output rail turn-on.	R/W word	IEEE	ms	Y	0.0, 0x0000	
TON_RISE	0x61	Time from when the output starts to rise until the output voltage reaches the V_{OUT} commanded value.	R/W word	IEEE	ms	Y	1.0, 0x3C00	
TON_MAX_FAULT_LIMIT	0x62	Maximum time from the start of TON_RISE for V _{OUT} to cross the VOUT_UV_FAULT_LIMIT.	R/W word	IEEE	ms	Y	5.0, 0x4500	
TON_MAX_FAULT_RESPONSE	0x63	Action taken by the device when a TON_ MAX_FAULT event is detected.	R/W byte	Register		Y	0x00	
TOFF_DELAY	0x64	Time from RUN and/or OPERATION off to the start of TOFF_FALL ramp.	R/W word	IEEE	ms	Y	0.0, 0x0000	
TOFF_FALL	0x65	Time from when the output starts to fall until the output reaches 0 V.	R/W word	IEEE	ms	Y	2.0, 0x4000	
TOFF_MAX_WARN_LIMIT	0x66	Maximum allowed time, after TOFF_FALL completed, for the unit to decay to less than MFR_DISCHARGE_THRESHOLD.	R/W word	IEEE	ms	Y	0.0, 0x0000	

Table 14. Supported Commands (Cells Left Intentionally Blank) (Continued)

	CMD			Data			
Command Name	Code	Description	Туре	Format	Unit	NVM ¹	Default Value
STATUS_BYTE	0x78	One byte summary of the fault condition of the unit.	R/W byte	Register			
STATUS_WORD	0x79	Two byte summary of the fault condition of the unit.	R/W word	Register			
STATUS_VOUT	0x7A	Output voltage fault and warning status.	R/W byte	Register			
STATUS_IOUT	0x7B	Output current fault and warning status.	R/W byte	Register			
STATUS_INPUT	0x7C	Input supply fault and warning status.	R/W byte	Register			
STATUS_TEMPERATURE	0x7D	Internal temperature fault and warning status for READ_TEMERATURE_1.	R/W byte	Register			
STATUS_CML	0x7E	Communication and memory fault and warning status.	R/W byte	Register			
STATUS_MFR_SPECIFIC	0x80	Manufacturer-specific fault and state information.	R/W byte	Register			
READ_VIN	0x88	Measured input supply voltage.	R word	IEEE	V		
READ VOUT	0x8B	Measured output voltage.	R word	IEEE	V		
READ IOUT	0x8C	Measured output current.	R word	IEEE	Α		
READ TEMPERATURE 1	0x8D	Measured internal temperature.	R word	IEEE	С		
READ FREQUENCY	0x95	Measured PWM f _{SW} .	R word	IEEE			
PMBUS_REVISION	0x98	PMBus revision supported by this device. Current revision is 1.3.	R Byte	Register			0x33
MFR_ID	0x99	The manufacturer ID in ASCII.	R block				ADI
MFR_SERIAL	0x9E	Unique part serial number.	R block				
IC_DEVICE_ID	0xAD	Identification of the IC in ASCII.	R block				LT7170 or LT7170-1
IC_DEVICE_REV	0xAE	Revision of the IC.	R block				
MFR_NVM_UNLOCK	0xBD	Contact Analog Devices, Sales. Only used for MFR_NVM_DATA bulk programming.					
MFR_NVM_USER_WRITES_REMAINING	0xBE	Number of STORE_USER_ALL writes remaining.	R byte	Register			
MFR_NVM_DATA	0xBF	Contact Analog Devices, Sales. Used for bulk programming. Not needed for STORE_USER_ALL.					
MFR_USER_DATA_00	0xC9	NVM word available for the user.	R/W word	Register		Y	0x0000
MFR_USER_DATA_01	0xCA	NVM word available for the user.	R/W word	Register		Y	0x0000
MFR_READ_EXTVCC	0xCD	Measured EXTV _{CC} voltage, when enabled.	R word	IEEE	V		
MFR_READ_ITH	0xCE	Measured I _{TH} voltage, when enabled.	R word	IEEE	V		
MFR_CHAN_CONFIG_LT7170	0xD0	Configuration bits that are channel specific.	R/W word	Register		Y	0x0240
MFR_CONFIG_ALL_LT7170	0xD1	General configuration bits.	R/W word	Register		Y	0x0000
MFR_PWM_MODE_LT7170	0xD4	Configuration for the PWM engine.	R/W word	Register		Y	0x0FDC
MFR_IOUT_PEAK	0xD7	Reports the maximum measured value of READ_IOUT since the last MFR_CLEAR_PEAKS.	R word	IEEE	A		
MFR_ADC_CONTROL_LT7170	0xD8	Configures the update rate of the measurements taken by the ADC.	R/W byte	Register		Y	0x06

Table 14. Supported Commands (Cells Left Intentionally Blank) (Continued)

	CMD			Data				
Command Name	Code	Description	Туре	Format	Unit	NVM ¹	Default Value	
MFR_RETRY_DELAY	0xDB	Retry interval during fault retry mode.	R/W word	IEEE	ms	Y	10.0, 0x4900	
MFR_VOUT_PEAK	0xDD	Maximum measured value of READ_VOUT since the last MFR_CLEAR_PEAKS.	R/W word	IEEE	V			
MFR_VIN_PEAK	0xDE	Maximum measured value of READ_VIN since the last MFR_CLEAR_PEAKS.	R/W word	IEEE	V			
MFR_TEMPERATURE_1_PEAK	0xDF	Maximum measured value of internal temperature (READ_TEMPERATURE_1) since the last MFR_CLEAR_PEAKS.	R/W word	IEEE	С			
MFR_READ_PWM_CFG	0xE0	Measured PWM_CFG resistor value.	R word	IEEE	kΩ			
MFR_READ_VOUT_CFG	0xE1	Measured VOUT_CFG resistor value.	R word	IEEE	kΩ			
MFR_CLEAR_PEAKS	0xE3	Clears all peak values.	Send byte					
MFR_DISCHARGE_THRESHOLD	0xE4	Output voltage used to determine that the output has decayed sufficiently to re-enable the channel.	R/W word	IEEE		Y	0.2, 0x3266	
MFR_PADS_LT7170	0xE5	Digital status of the input and/or output pads.	R word	Register				
MFR_I2C_ADDRESS	0xE6	Sets the 7-bit I ² C address byte.	R/W word	Register		Y	0x4F	
MFR_SPECIAL_ID	0xE7	ID code used by manufacturer.	R word	Register			0x1C1D	
MFR_COMMON	0xEF	Manufacturer status bits that are common across multiple Analog Devices chips.	R byte	Register				
MFR_COMPARE_USER_ALL	0xF0	Compares current command contents with the NVM.	Send byte					
MFR_CHANNEL_STATE	0xF1	Returns the state of the channel.	R byte	Register				
MFR_PGOOD_DELAY	0xF2	Time output voltage must be between the undervoltage and overvoltage before PGOOD transitions high.	R/W word	IEEE	ms	Y	1.0, 0x3C00	
MFR_NOT_PGOOD_DELAY	0xF3	Time output voltage must be less than the undervoltage or more than the overvoltage before PGOOD transitions low.	R/W word	IEEE	ms	Y	0.1, 0x2E66	
MFR_PWM_PHASE_LT7170	0xF5	Sets the PWM phase.	R/W byte	Register		Y	0x00	
MFR_SYNC_CONFIG_LT7170	0xF6	SYNC pin input/output configuration.	R/W byte	Register		Y	0x00	
MFR_PIN_CONFIG_STATUS	0xF7	Pin configuration fault status.	R byte	Register				
MFR_RAIL_ADDRESS	0xFA	Common address to adjust common parameters.	R/W byte	Register		Y	0x80	
MFR_DISABLE_OUTPUT	0xFB	Disables regulator outputs until reset.	R/W byte	Register			0x00	
MFR_NVM_USER_WP	0xFC	Disables commands that write user NVM.	R/W byte	Register		Y	0x00	
MFR_RESET	0xFD	Commanded reset without requiring a power- down.	Send byte					

¹ A Y in the NVM column indicates that these commands are stored and restored using the STORE_USER_ALL and RESTORE_USER_ALL commands, respectively.

LAYOUT CONSIDERATIONS

Note that large, switched currents flow in the LT7170/LT7170-1 V_{IN} and PGND pins and the input capacitors. Ensure that the loops formed by the input capacitors are as small as possible by placing the input capacitors next to the V_{IN} and PGND pins.

Place the LT7170/LT7170-1 input capacitors, inductor, and output capacitors on the surface layer of the circuit board and make their connections on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer.

Minimize the routing area of the SW and BOOST switching nodes to minimize electromagnetic interference (EMI) and to reduce stray capacitance. For applications that use the full output current capacity of the LT7170/LT7170-1, ensure that the selection of the PCB copper thickness and width supports the maximum SW current.

For more detail and PCB design files, refer to the EVAL-LT7170 and EVAL-LT7170-1 user guides for the LT7170/LT7170-1.



Figure 41. LT7170 Recommended PCB Layout

LAYOUT CONSIDERATIONS



Figure 42. LT7170-1 Recommended PCB Layout

THERMAL CONSIDERATIONS

Ensure that the layout of the PCB includes good heat dissipation from the LT7170/LT7170-1. Solder the ground pins on the bottom of the package to a ground plane. Tie this ground to the large copper layers underneath with thermal vias. These layers spread heat dissipated by the LT7170/LT7170-1. Placing additional vias can reduce thermal resistance further. The maximum load current must be derated as the ambient temperature approaches the maximum junction rating. The temperature rise of the LT7170/LT7170-1 is worst when operating at a high load, a high V_{IN}, and a high f_{SW}. If the case temperature is too high for a given application, either the V_{IN}, f_{SW}, or I_{LOAD} can be decreased to reduce the temperature to an acceptable level.

TYPICAL APPLICATIONS



Figure 43. LT7170 12 V to 0.8 V, 1 MHz, 20 A Single-Phase Regulator



Figure 44. LT7170-1 12 V to 0.8 V, 1 MHz, 20 A Dual-Phase Regulator

RELATED PARTS

Table 15. Related Parts

Part Number	Description	Comments
LT7182S	Dual channel 6 A, 20 V polyphase Silent Switcher 2 step-down regulator with digital power system management	V_{IN} : 1.5 V to 20 V, $V_{\text{OUT}(\text{MIN})}$ = 0.4 V, 40-lead, 7 mm × 5 mm × 0.9 mm LQFN
LTC3887	Dual output polyphase step-down DC/DC controller with digital power system management	V_{IN} : 4.5 V to 24 V, $V_{\text{OUT}(\text{MIN})}$ = 0.5 V, 40-lead, 6 mm × 6 mm × 0.75 mm QFN
LT8642-1	18 V, 10 A synchronous step-sown Silent Switcher	V_{IN} : 2.5 V to 18 V, $V_{\text{OUT}(\text{MIN})}$ = 0.6 V, 20-lead, 3 mm × 4 mm × 0.95 mm LQFN

OUTLINE DIMENSIONS



Figure 45. 24-lead (3.5 mm × 4 mm) LQFN Package (05-08-7065) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
LT7170RV#TRPBF	-40°C to +150°C	24-Lead (3.5 mm × 4 mm) LQFN	05-08-7065
LT7170RV-1#TRPBF	-40°C to +150°C	24-Lead (3.5 mm × 4 mm) LQFN	05-08-7065

¹ The LT7170RV#TRPBF and LT7170RV-1#TRPBF are RoHS compliant parts.

I²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

EVALUATION BOARDS

Table 16. Evaluation Boards

Model ¹	Description
EVAL-LT7170-AZ	LT7170 Evaluation Board
EVAL-LT7170-1-AZ	LT7170-1 Evaluation Board

¹ Z = RoHS-Compliant Part.



©2024 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. One Analog Way, Wilmington, MA 01887-2356, U.S.A.