### **General Description**

The MAX22190 is an IEC 61131-2 compliant Industrial Digital Input device. MAX22190 translates eight, 24V current-sinking, industrial inputs to a serialized SPIcompatible output that interfaces with 3V to 5.5V logic. A current setting resistor allows the MAX22190 to be configured for Type 1, Type 2, or Type 3 inputs. Field wiring is verified for proximity switches, by a second threshold detector on each input. When wire-break is enabled, the FAULT output is asserted and a register flag set if the input current drops below the wire-break threshold for more than 20ms. Additional diagnostics that assert FAULT include: over temperature, low 24V field supply, 24V field supply missing, and CRC communication error.

For robust operation in industrial environments, each input includes a programmable glitch filter. The filter delay on each channel can be independently programmed to one of eight values between 50µs and 20ms, including and filter bypass. MAX22190 has a 4-pin SPI interface and in addition uses LATCH input for synchronizing input data across multiple device in parallel.

MAX22190 field-side accepts a single 7V to 65V supply to VDD24 pin. When powered by the field supply, MAX22190 generates a 3.3V output from an integrated LDO regulator, which can provide up to 25mA of current for external loads in addition to powering the MAX22190. Alternatively, MAX22190 can be powered from a 3.0V to 5.5V logic side supply connected to VDD pin. For flexibility, the SPI interface operates at 3.3V or 5V logic levels as controlled by the VL pin.

### **Applications**

- Programmable Logic Controllers
- **Industrial Automation**
- **Process Automation**
- **Building Automation**

### **Benefits and Features**

- High Integration Reduces BOM Count and Board Space
	- Eight Input Channels with Serializer
	- Operates Directly From Field Supply (7V to 65V)
	- Compatible with 3.3V or 5V Logic
	- 5mm x 5mm TQFN Package
- Reduced Power and Heat Dissipation
	- Accurate Input-Current Limiters
	- Energyless Field-Side LED Drivers
- Fault Tolerant with Built-In Diagnostics
	- Input Protection to ±40V with Low-Input Leakage **Current**
	- Wire Break Detection
	- Integrated Field-Supply Voltage Monitors
	- Integrated Overtemperature Monitor
	- 5-Bit CRC Code Generation and Transmission for Error Detection
- Configurability Enables Wide Range of Applications
	- Configurable IEC 61131-2 Type 1, 2, 3 Inputs • Configurable Input Current-Limiting from 0.5mA to
	- 3.4mA
	- Selectable Input Debounce Filtering
- Robust Design
	- ±8kV Contact ESD and ±15kV Air Gap ESD Using Minimum 1kΩ Resistor
	- ±1kV Surge Tolerant Using Minimum 1kΩ Resistor
	- -40°C to +125°C Ambient Operating Temperature

*[Ordering Information](#page-39-0) appears at end of data sheet.*



# **Isolated Octal Digital Input**



### **Absolute Maximum Ratings**





*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

# **Package Thermal Characteristics (Note 1)**



board. For detailed information on package thermal considerations, refer to **[www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial)**.

### **DC Electrical Characteristics**

 $V_L$  -  $V_{GND}$  = +3.0V to +5.5V,  $V_{DD}$  -  $V_{GND}$  = +3.0V to +5.5V, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. C<sub>L</sub> = 15pF. Typical values are at  $V_L$  -  $V_{GND}$  = +3.3V,  $V_{DD}$  -  $V_{GND}$  = +3.3V,  $V_{DD24}$  -  $V_{GND}$  = +24V, INx = +24V, and T<sub>A</sub> = +25°C. (Note 2)



# **DC Electrical Characteristics (continued)**

V<sub>L</sub> - V<sub>GND</sub> = +3.0V to +5.5V, V<sub>DD</sub> - V<sub>GND</sub> = +3.0V to +5.5V, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. C<sub>L</sub> = 15pF. Typical values are at V<sub>L</sub> - V<sub>GND</sub> = +3.3V, V<sub>DD</sub> - V<sub>GND</sub> = +3.3V, V<sub>DD24</sub> - V<sub>GND</sub> = +24V, INx = +24V, and T<sub>A</sub> = +25°C. (Note 2)



### **DC Electrical Characteristics (continued)**

V<sub>L</sub> - V<sub>GND</sub> = +3.0V to +5.5V, V<sub>DD</sub> - V<sub>GND</sub> = +3.0V to +5.5V, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. C<sub>L</sub> = 15pF. Typical values are at V<sub>L</sub> - V<sub>GND</sub> = +3.3V, V<sub>DD</sub> - V<sub>GND</sub> = +3.3V, V<sub>DD24</sub> - V<sub>GND</sub> = +24V, INx = +24V, and T<sub>A</sub> = +25°C. (Note 2)



### **DC Electrical Characteristics (continued)**

V<sub>L</sub> - V<sub>GND</sub> = +3.0V to +5.5V, V<sub>DD</sub> - V<sub>GND</sub> = +3.0V to +5.5V, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. C<sub>L</sub> = 15pF. Typical values are at V<sub>L</sub> - V<sub>GND</sub> = +3.3V, V<sub>DD</sub> - V<sub>GND</sub> = +3.3V, V<sub>DD24</sub> - V<sub>GND</sub> = +24V, INx = +24V, and T<sub>A</sub> = +25°C. (Note 2)



### **AC Electrical Characteristics**

V<sub>L</sub> - V<sub>GND</sub> = +3.0V to +5.5V, V<sub>DD</sub> - V<sub>GND</sub> = +3.0V to +5.5V, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. C<sub>L</sub> = 15pF. Typical values are at V<sub>L</sub> - V<sub>GND</sub> = +3.3V, V<sub>DD</sub> - V<sub>GND</sub> = +3.3V, V<sub>DD24</sub> - V<sub>GND</sub> = +24V, INx = +24V, and T<sub>A</sub> = +25°C. (Note 2)



**Note 2:** All units are production tested at  $T_A = 25^\circ$ C. Specifications over temperature are guaranteed by design. Note 3: External resistor R<sub>REFDI</sub> is selected to set any desired current limit between 0.5mA and 3.4mA.

<span id="page-6-0"></span>

*Figure 1. SPI Timing Diagram* 

# **ESD and EMC Characteristics**



### **Typical Operating Characteristics**

 $V_{DD24}$  = 24V,  $V_{DD}$  = V<sub>L</sub> = 3.3V, T<sub>A</sub> = +25°C, R<sub>REFDI</sub> = 7.5kΩ, R<sub>REFWB</sub> = 24kΩ, R<sub>IN</sub> = 1kΩ, unless otherwise noted.



# **Typical Operating Characteristics (continued)**

 $V_{DD24}$  = 24V,  $V_{DD}$  = V<sub>L</sub> = 3.3V, T<sub>A</sub> = +25°C, R<sub>REFDI</sub> = 7.5kΩ, R<sub>REFWB</sub> = 24kΩ, R<sub>IN</sub> = 1kΩ, unless otherwise noted.



### **Typical Operating Characteristics (continued)**

 $V_{DD24}$  = 24V,  $V_{DD}$  = V<sub>L</sub> = 3.3V, T<sub>A</sub> = +25°C, R<sub>REFDI</sub> = 7.5kΩ, R<sub>REFWB</sub> = 24kΩ, R<sub>IN</sub> = 1kΩ, unless otherwise noted.









# MAX22190 **Constructed Industrial Digital Input with Diagnostics**

# **Pin Configurations**



# **Pin Description**



# **Functional/Block Diagram**



### **Detailed Description**

The MAX22190 senses the state (on, high or off, low) of eight digital inputs. The voltages at the IN1–IN8 input pins are compared against internal references to determine whether the sensor is ON (logic 1) or OFF (logic 0). All eight inputs are simultaneously latched by the assertion of either LATCH or CS, and the data made available in a serialized format via the SPI interface. Placing a 7.5k current-setting resistor between REFDI and GND, and a 1.5k resistor between each field input and the corresponding INx input pin ensures that the current at the ON and OFF trip points as well as the voltage at the trip points satisfy the requirements of IEC 61131-2 for Type 1 and Type 3 inputs. The current sunk by each input pin rises linearly with input voltage until the level set by the current limiter is reached; any voltage increase beyond this point does not increase the input current. Limiting the input current ensures compliance with IEC 61131-2 while significantly reducing power dissipation compared to traditional resistive inputs.

The current-setting resistor RREFDI can be calculated using this equation:





*Figure 2. Switching Characteristics for IEC61131-2 Type 1, 2, and 3 24VDC Digital Inputs*

#### **Input Filters**

Each input (IN1 - IN8) has a programmable filter and input data may be filtered to reduce noise, or it may be read directly for more rapid response. Bit FBP in the corresponding FLTx register is used to bypass the filter or to enable the filter. One of eight filter delays (50µs, 100µs, 400µs, 800µs, 1.6ms, 3.2ms, 12.8ms, 20ms) may be independently selected for each channel. Noise rejection is accomplished through a no-rollover up-down counter where the state of the field input controls the counting direction (up or down), The filter uses an up-down counter fed by a 200kHz clock. If the input is high, it counts up; if the input is low, it counts down. The filter output is updated when the counter hits the upper or lower limit, with the upper limit depending on the selected filter delay and the lower limit being zero regardless of the filter delay. The low-to-high transition of the filter occurs when the counter reaches the upper limit. The high-to-low transition occurs when the counter reaches the lower limit. There is no rollover; counting simply stops when the upper or lower limit is hit. The filter delay is the time it takes to reach the upper/lower limit in response to a step input when the counter starts from the lower/upper limit. If the input is not a step function, but is bouncing, as shown in [Figure 3](#page-15-0), the output changes state after a total delay of:

(Total Delay) = (Filter Delay) + 2\* (Total Time at the Old State) In the example in [Figure 3,](#page-15-0) the filter has a nominal delay of 1.6ms, and the input returns high for two 0.2ms periods

<span id="page-15-0"></span>

*Figure 3. MAX22190 Digital Filter*

after the first transition from high to low. These transitions back to the high state extend the time before the output of the filter switches. Total Delay =  $1.6 \text{ms} + 2^* (0.2 \text{ms} +$  $0.2ms = 2.4ms$ .

### **Wire Break Detection**

Each input (IN1 – IN8) includes a second threshold comparator that can be individually enabled to verify the integrity of field wiring. The comparator senses the presence of the small input current produced by a two wire proximity sensor in its open state, or the current from an open switch with a diagnostic resistor placed across it. The wire-break current threshold is set by placing a resistor between REFWB and GND, and is adjustable from 50µA to 470µA. If this current is missing, due to an open wire or a wire shorted to GND, the comparator trips, and after filtering, sets a corresponding sticky bit in the WB register. Bits in this register remain set until the register is read, which automatically clears all bits in the register. All wire-break detectors include a fixed 20ms filter, and like the input data, the input to the WB latch is frozen when either  $\overline{CS}$  or  $\overline{LATCH}$  is held low. The eight wire break flags are ORed together to produce the WBG flag in the FAULT register. This flag remains set until all flags in the WB register have been cleared.

The wire-break threshold resistor  $R_{REFWB}$  can be calculated using this equation:

$$
R_{REFWB} = 2.44V / I_{WB}
$$

### **Energyless LED Drivers**

When INx is determined to be on, its input current is diverted to the LEDx pin and flows from that pin to GND. Placing an LED between LEDx and GND provides an indication of the input state without increasing overall power dissipation. If the indicator LEDs are not used, connect LEDx to GND.

#### **Fault Detection and Monitoring**

FAULT is an open-drain output that can be wire ORed with the other open-drain outputs and used to notify the host processor of a fault. When enabled, FAULT goes low to indicate that one or more of the flags in the FAULT1 register have been set. These faults are: VDD24 low voltage alarm (24VL), VDD24 voltage missing alarm (24VM), over temperature alarm 1 (ALRMT1), over temperature alarm 2 (ALRMT2), CRC error detected on the previous SPI frame (CRC), Power On Reset event (POR), wire-break group error detected (WBG), and source from FAULT2 register. Enable bits in the FAULT1 and FAULT2 registers select which flags in the FAULT1 and FAULT2 registers will assert the FAULT pin. The enable bits do not affect the flags in the FAULT1 register, they only affect the FAULT pin. Flags ALRMT1, ALRMT2, 24VL, and 24VM in the FAULT register are latched; they remain set until read even if the fault goes away. WBG is equivalent to the ORed output of the individual wire-break flags WB[7:0] which are latched until cleared by reading the WB register. CRC is not latched, but remains set until an uncorrupted SPI frame is received. The STK bit in the GPO register configures the FAULT pin to be sticky or to clear when the fault is removed. For example: if a low voltage condition on VDD24 is detected, the 24VL bit in the FAULT1 register will be set and FAULT will assert low provided bit 24VLE in the FAULT1EN register is set. If VDD24 then returns to normal levels, the 24VL bit in the FAULT1 register will remain set until read; however the state of FAULT pin depends on configuration bit STK. If  $STK = 0$ , the  $\overline{FAULT}$  pin is not sticky and will clear when the fault goes away even though the 24VL bit remains set. If STK = 1, then  $\overline{FAULT}$  pin reflects the state of the bit in the FAULT1 register and remains set until the bits are cleared by reading the FAULT1 register. The minimum pulse width for FAULT pin asserting low is 1µs typical. This ensures adequate time for the assertion of FAULT

to be recognized by the host even if the fault was present for a shorter time.

The power-on default for the FAULT1EN register is to enable CRC and POR. FAULT pin is in the non-sticky mode.

### **Clearing Bits in FAULT1 Register**

24VL and 24VM sticky (or latched) bits in the FAULT1 register may be read and cleared either through a direct read of the FAULT1 register, or through a SPI mode 0 or mode 2 read or write command if bit 24VF in the CFG register is equal to 0. SPI modes 0 and 2 transactions read and clear bits 24VL, and 24VM ([Table 3](#page-22-0)). This valid SPI transaction will also clear the CRC bit. Note that the CRC bit is only active in modes 0 and 2 since this is the only time a CRC test is performed. The WBG bit in the FAULT1 register is the real-time ORed value of bits WB[7:0] in the WB register and the WBG bit is not cleared by reading the FAULT1 register. Reading the bits in the WB register clears the WB register and for convenience will also clear the WBG bit in the FAULT1 register.

#### **CRC generation**

In SPI interface modes 0 and 2, five CRC bits can be used to check data integrity during transfer between the device and an external microcontroller. In applications where the integrity of data transferred is not of concern, the CRC bits can be ignored. The CRC uses the following polynomial:

$$
P(x) = x^5 + x^4 + x^2 + x^0
$$

The CRC value is calculated using the first 19 data bits and the 5-bit CRC is then appended to the data bits to create the 24bit SPI data frame. When the MAX22190 receives a data frame with a CRC error, the CRC error flag (CRC) in the FAULT1 register is set and, if CRCE is set FAULT pin is asserted. The CRC bit is not sticky, but does remain set until an error-free frame is received. SPI commands within a corrupt frame are ignored.

#### **SPI Interface**

MAX22190 has an SPI compatible interface used to read input data, read diagnostic data, and configure all of the registers. Each configuration register can be read back to ensure proper configuration. The interface can be operated in one of four modes as controlled by the strapping inputs M0 and M1. Asserting  $\overline{CS}$  low latches the state of all inputs and enables the SPI interface. For all modes, data at the SDI input is sampled on the rising edge of SCLK and data at SDO is updated on the falling edge of SCLK.

### <span id="page-17-0"></span>**Table 1. SPI Interface Modes**





*Figure 4. SPI Communication Example*

The MSB (READ/write bit) is always the first bit of the SPI frame. Transitions of SCLK while  $\overline{CS}$  is deasserted (high) are ignored. SCLK must idle low when  $\overline{CS}$  is asserted.

### **SPI Protocol**

The serial output of the device adheres to the SPI protocol, running with CPHA =  $0$  and CPOL =  $0$ . In all modes, the first 8-bits clocked out of SDO after  $\overline{CS}$  is asserted are data bits showing the status of inputs IN8 – IN1; this allows for rapid and convenient retrieval of the primary data. For write operations in Modes 0 and 1, the next 8-bits clocked out of SDO are the status bits of the WB (wire-break) register. This is true even if wire-break detection is not enabled, in which case all bits will be 0. For reads in Modes 0 and 1, the second 8 bits will be the data from the specified register.

Modes 2 and 3 are more complex, since the content of the second byte is determined by the previous instruction. For non-daisy-chain compatible modes (Modes 0 and 1), the read instruction is decoded on-the-fly as the SPI frame is clocked in. The instruction is immediately executed and data from the specified register is clocked out in the same SPI frame. This is convenient and quick, but not compatible with daisy-chaining. When daisy-chaining, each unit does not know which portion of the bit stream it should decode until  $\overline{CS}$  is deasserted (the frame is finished). To accommodate this, all daisy-chainable read instruction require two SPI frames. The first frame contains the read instruction and register address, the second frame returns the register data as the second byte of the frame. This is

true regardless of the instruction being clocked in during the second frame.

LATCH is used to simultaneously capture the input states of different MAX22190s that are not controlled by the same  $\overline{CS}$ . This could be multiple MAX22190s in the same module, or MAX22190s in different modules.

#### **Clock Count for Multiples of 8**

For each SPI cycle (between  $\overline{CS}$  going low and going high), the device counts the number of SCLK pulses. If it is not a multiple of 8 the SPI input data is discarded and bit FAULT8CK is set in the FAULT2 register.

#### **SPI Power Status**

Only the SPI port buffers are powered from the VL supply; internal SPI circuits are powered from the VDD supply. Both VDD and VL must be valid for SPI communication to take place. In addition to powering the SPI circuits, VDD also sustains the SPI memory (configuration and status registers). If power is being supplied through VDD24, then an auxiliary supply for the memory is also available. The auxiliary supply only sustains memory, it does not allow SPI communication. The auxiliary supply takes over if VDD is lost due to external loading or due to a thermal shutdown event. When the event is over, the device configuration is maintained and fault information is available in the FAULT registers.



### **Table 2. SPI Port Power Status**

### **Daisy-Chaining**

For systems with more than eight sensor inputs, multiple devices can be daisy-chained to allow access to all data inputs through a single serial port. When using a daisy-chain configuration, connect MOSI to SDI of the first device in the chain. Connect MISO to SDO of the last device in the chain. For all middle links, connect SDI to SDO of the previous device and SDO to SDI of the

next device.  $\overline{CS}$  and SCLK of all devices in the chain should be connected together in parallel, see [Figure 5](#page-19-0) which illustrates a 16-input application for daisy chaining and [Figure 6](#page-19-1) whch shows SPI timing. In a daisy-chain configuration, external components used to enhance EMC robustness do not need to be duplicated for each device of a circuit board.

<span id="page-19-0"></span>

*Figure 5. SPI Daisy-Chain Operation*

<span id="page-19-1"></span>

*Figure 6. SPI Timing Diagram Daisy-Chain*

### **Configuration Flowchart**

The MAX22190 powers on with default register settings and can be used in default mode to read the data inputs, or it can be configured to match the individual application requirements. Before any register access for configuration or reading data, the MCU needs to wait until READY goes low indicating that the MAX22190 is powered up and 'ready' for use. Next, the MCU will need to clear the FAULT pin that asserts low after every power-up event due to the default state (high) of the POR flag.

**Default Mode:** (Power-up mode) In this mode, the Wire Break (WB) function is disabled, all input channel filters (FLTx) are set to BYPASS, all input channels are enabled, and all fault sources are disabled *except* the CRC and POR flags. Upon power-up, the POR flag will be set to 1. If the FAULT pin is being used, then a write operation must be performed to the FAULT1 register to reset POR to 0 for normal operating conditions. Now the MAX22190 can be polled to read data from DI register to show the logic state of the 8 input channels.

**Configurable Mode:** MAX22190 can be configured for different parameters based upon the application requirements. The MCU can write to the various registers to set the options for Wire Break, Input Channel Filters, enabling different Fault Sources, or disabling specific Input Channels. In addition, the user can enable features such as detecting a short on pin REFDI and making FAULT pin sticky or not. Once the configuration is complete, the MAX22190 can be polled to read from DI register to show the logic state of the 8 input channels.

**FAULT Asserted:** MAX22190 uses the open-drain FAULT pin to indicate to the MCU that a Fault has occurred, often by using this pin to trigger an interrupt function within the MCU. The MCU can determine the source of the fault by reading regsiter FAULT1. If bit 5 of FAULT1 is set, then register FAULT2 is indicating a fault and FAULT2 must also be read. Reading the FAULT\_ register clears the fault flag, unless the fault condition persists, which would immediately reset the flag.



*Figure 7. MAX22190 Configuration Flowchart*

### <span id="page-22-0"></span>**Table 3. SPI Frames for SPI Modes**

**Mode 0: M1 = 0, M0 = 0**

Write



Read



#### **Mode 1: M1 = 0, M0 = 1**

Write



Read



#### **Mode 2: M1 = 1, M0 = 0**

Write – Preceding frame was a write or no-op



Write – Preceding frame was a read



Read – Preceding frame was a write or no-op



### **Table 3: SPI Frames for SPI Modes (continued)**

Read – Preceding frame was a read



#### **Mode 3: M1 = 1, M0 = 1**

Write – Preceding frame was a write or no-op



Write – Preceding frame was a read



Read – Preceding frame was a write or no-op



Read – Preceding frame was a read



#### **Notes:**

SDI – CRC generated by external device such as MCU, Data D7 - D0 clocked in from MCU

SDO – CRC generated by MAX22190, Data D7 - D0 clocked out from MAX22190 Register

NO-OP – No Operation, i.e. write cycle with no valid data to specified address

Write Cycle – DI[7:0] and WB[7:0] are from internal latches whose outputs are frozen when CS or LATCH goes low. Bits 24VL, 24VM and WBG are frozen by CS going low but not by LATCH.

Read Cycle – D7 - D0 are the register data addressed through SDI. Bits 24VL, 24VM, and WBG reflect the corresponding bits in the FAULT register.

Input Channel pins are numbered IN1 – IN8, so input IN1 maps to bit DI0, input IN2 to bit DI1 …. and input IN8 to bit DI7

# Table 4. Register Map **Table 4. Register Map**



# MAX22190 Octal Industrial Digital Input with Diagnostics

R: Read only RW: Read and Write COR: Latched Read only, Clear-On-Read

MIXED: Some bits are Clear-On-Read type, others are cleared differently. See bit descriptions for details.

### **Register Detailed Description**

### **WB (Clear On Read)**

 $Address = 0x00$ Default =  $0x00$ 

Wire break status for each channel. Not cleared if the wire break condition is still present upon reading the register.



### **DI (Read)**

Address =  $0x02$ 

Default =  $0x00$ 

Digital input state, DIx is the state of the corresponding input pin after the multiplexer that selects between the filter output and the comparator output.



### **FAULT1 (Mixed)**

Address = 0x04

Default =  $0x46$ 





\*These flags are "latched" and they remain set until read even if the fault goes away, and are not cleared if the fault condition is still present when the register is read.

### **FLT1 to FLT8 (Read/Write)**

Address =  $0x06 - 0x14$  (increments of 2) Default =  $0x08$ 



### **CFG (Read/Write)**

Address =  $0x18$ Default =  $0x00$ 



#### **INEN (Read/Write)**

Address = 0x1A  $Default = 0xFF$ 



### **FAULT2 (Clear On Read)**

Address = 0x1C Default =  $0x00$ 





### **FAULT2EN (Read/Write)**

Address =  $0x1E$ Default =  $0x00$ 



### **GPO (Read/Write)**

 $Address = 0x22$ Default = 0x00



### **FAULT1EN (Read/Write)**

Address =  $0x24$ Default = 0xC0



### **NOP (N/A)**

Address =  $0x26$ 

Default = N/A



### **Applications Information**

#### **Power Supply Sequencing**

The MAX22190 does not require special power supply sequencing. The SPI interface logic level (VL) is set independently from the field (VDD24) or LDO output (VDD) levels.

#### **Power Supply Decoupling**

To reduce ripple and the chance of introducing data errors, bypass VDD24, VL, and VDD with 0.1µF ceramic capacitors to GND. Place the bypass capacitors as close as possible to the power supply input pins.

### **Powering the MAX22190 With the VDD Pin**

The MAX22190 can alternatively be powered using a 3.0 - 5.5V supply connected to the VDD pin. In this case a 24V supply is no longer needed and the VDD24 pin must be left floating (not connected). This configuration has lower power consumption and heat dissipation since the on-chip LDO voltage regulator is disabled (the VDD24 Undervoltage Lockout is below threshold and automatically disables the LDO).

In this configuration, the device will always indicate a "24V FAULT" due to bits 24VL and 24VM in FAULT1 register and the FAULT pin will always be active (pulled low). To overcome this, these two bits should be disabled if 24VLE and 24VME bits are enabled in FAULT1EN register by setting bits 24VLE and 24VME in the FAULT1EN register to 0.

### **PCB Layout Recommendations**

The PCB designer should follow some critical recommendations in order to get the best prformance from the design.

- Keep the input/output traces as short as possible. Avoid using vias to make low-inductance paths for the signals.
- Have a solid ground plane underneath the entire EP area with multiple thermal vias for best thermal performance.

#### **Isolating the SPI Interface**

A companion product, MAX14483 is available which is optimized to support the MAX22190. MAX14483 is an 6-channel, 3.75kVRMS, low power Digital Isolator ideal for interfacing to low-voltage products such as microcontrollers or FPGAs. [Figure 9](#page-31-0) demonstrates daisy chain operation, showing SPI signals, control signals, and power monitoring signals isolated between the "field" and "logic" sides of the design. A single MAX14483 can be used for multiple MAX22190s.

[Figure 10](#page-32-0) demonstrates two MAX22190's connected as Independent Slaves, meaning they have separate Chip Select ( $\overline{CS}$ ) signals from the master (MCU). In order to support the extra isolated  $\overline{CS}$  channel a second isolator, MAX12930 is used. Care must be taken to ensure both MAX22190's are not enabled simultaneously to avoid SPI-bus contention.

<span id="page-30-0"></span>

*Figure 8. FAULT Output Sources*

<span id="page-31-0"></span>

*Figure 9. 16 Input, SPI Daisy Chain* 

# MAX22190 **Constructed Industrial Digital Input with Diagnostics**

<span id="page-32-0"></span>

*Figure 10. 16 Input, Independent Slave SPI (Seperate CS for Each SPI Slave)*

### **Type 2 Sensor Inputs**

The additional input current (6mA min) and associated power dissipation of Type 2 input requires the use of two MAX22190 inputs in parallel. The current of each channel is set to a nominal 3.39mA (6.78mA total) by placing a 5.2kΩ resistor from REFDI to GND. The proper voltage drop across the input resistor is maintained by reducing the resistance from 1.5kΩ to 1kΩ for each MAX22190 channel. For proper surge protection, it is important that each MAX22190 input has its own resistor. Any two MAX22190 channels may be used; they need not be contiguous, or even on the same IC ([Figure 11](#page-33-0)). Either channel may be read to determine the input state. The additional power dissipation from this Type 2 configuration reduces the maximum ambient operating temperature to 120°C, when all inputs are at 30V, and the MAX22190s are powered from a 30V supply and there is no additional load on VDD.

<span id="page-33-0"></span>

*Figure 11. Implementing a Type 2 Sensor with MAX22190*

### **EMC Standard Compliance**

The MAX22910 is required to operate reliably in harsh industrial envicornments. Maxim does board-level immunity testing for products such as the MAX22190 to address IEC61000-4-x Transient Immunity Standards:

- IEC 61000-4-2 Electrostatic Discharge (ESD)
- IEC 61000-4-4 Electrical Fast Transient /Burst (EFT)
- IEC 61000-4-5 Surge Immunity

Maxim's proprietary process technology provides high ESD support with internal ESD structures, but external components are also required to absorb energy from burst and surge transients. The circuit with external components shown in [Figure 12](#page-34-0) allows the device to operate in harsh industrial environments. Components were chosen to assist in suppression of voltage burst and surge transients, allowing the system to meet or exceed international EMC requirements. The system shown in [Figure 12](#page-34-0), using the components shown in [Table 5,](#page-35-0) is designed to be robust against IEC ESD, EFT, and Surge specifications.

<span id="page-34-0"></span>

*Figure 12. Typical EMC Protection Circuitry for the MAX22190*



### <span id="page-35-0"></span>**Table 5. Recommended Components**

### **Test Levels and Methodology**

MAX22190 is tested for Transient Immunity Standards as specified in IEC 61000-4-x. These tests are for industrial equipment which are subjected to various transients. The three main tests are:

- IEC 61000-4-2: This ESD standard covering surges of tens of ns duration, is more stressful than other standards such as Human Body Model (HBM) or Machine Model (MM), both of which are tested as standard for all Maxim products.
- IEC 61000-4-4: This standard indicates the capability of the device or equipment to able to survive repetitive electrical fast transients and bursts which often occur from arcing contacts in switches and relays.
- IEC 61000-4-5: This standard indicates the capability of the device or equipment to survive surges caused by events such as lightning strikes or industrial power surges caused by switching heavy loads or short circuit fault conditions.

In all these tests the part or DUT is soldered onto an application board with bypass capacitors on power supply pins. In the case of MAX22190 the standard Evaluation Kit (MAX22190EVKIT#) is used for these tests.

### **IEC 61000-4-2 Electrostatic Discharge (ESD):**

This is an international standard which gives immunity requirements and test procedures related to "electrostatic discharge".

**Contact Discharge** method: the electrode of the test generator is held in contact with the EUT, and the discharge actuated by the discharge switch within the generator.

**Air Gap Discharge** method: the charged electrode of the generator is brought close to the EUT, and the discharge actuated by a spark to the EUT.

An ESD Test Generator is used with a "sharp point' to make direct connection to the EUT (pin) under test for Contact ESD testing, and a 'round tip' is added to the generator for Air-Gap ESD testing.



Transient Voltage Suppression (TVS) diodes are used to meet the ESD transient immunity requirements of IEC 61000-4-2. These diodes have extremely fast response times in order to respond to the 1ns rise time of the ESD pulse, [Figure 13a](#page-36-0) shows the IEC 61000-4-2 model and-[Figure 13b](#page-36-1) shows the current waveform for IEC 61000- 4-2 ESD Contact Discharge Test. The TVS diode clamps the incoming transients at a safe level to avoid damage to the semiconductor device.

#### **IEC 61000-4-4 Electrical Fast Transient / Burst (EFT)**

An EFT/Surge Generator with an output voltage range with 50Ω load of up to 2kV is used to generate the voltage waveforms defined by the IEC specification. The Capacitive

<span id="page-36-0"></span>

Coupling Clamp provides the ability to couple the fast transients (burst) from the EFT Generator to the pins of the MAX22190 without any galvanic connection to the MAX22190's pins. The waveform is shown in [Figure 14](#page-36-2).



<span id="page-36-1"></span>



<span id="page-36-2"></span>

*Figure 14. Electrical Fast Transient/Burst Waveform*

#### **IEC 61000-4-5 Surge Immunity**

This standard specifies different wave generator specifications. The 1.2/50µs combination wave generator is used for testing ports intended for power lines and shortdistance signal connections. This is the test Maxim uses and the waveform is shown in Figure 15.



The standard defines 6 classes of test levels which depend on the installation conditions (see Annex A, table A.1 in IEC 61000-4-5 standard). The class determines the protection with corresponding voltage levels from 25V to 4kV. In addition this defines the coupling mode (Line-Line or Line-to-Ground) and the source impedance (Zs) required. The Class which most closely fits the applications using products such as MAX22190 are Class 3 for Unsymetrical operated circuits/lines with suggested test levels of 1 kV for Line-to-Line and 2 kV for Line-to-Ground.

The selection of source impedance is discussed in Annex B of IEC 61000-4-5 with recommended Zs of 42Ω. Since the generator has an internal impedance or 2Ω an external  $40\Omega$  resistor is used in series with the generator, as shown in simplified version in [Figure 16](#page-38-0).



*Figure 15. 1.2/50 µs Surge Voltage Waveform*

<span id="page-38-0"></span>

*Figure 16. Surge Testing Methods*

# **Table 6. Equipment Used for EMC Tests**



# **Table 7. Transient Immunity Test Results**



### **Chip Information**

PROCESS: BiCMOS

<span id="page-39-0"></span>

*+Denotes a lead(Pb)-free/RoHS-compliant package.*

*T = Tape and reel.*

### **Package Information**

For the latest package outline information and land patterns (footprints), go to **[www.maximintegrated.com/packages](http://www.maximintegrated.com/packages)**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but **Ordering Information** the drawing pertains to the package regardless of RoHS status.



# **Revision History**



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses*  are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*