Overvoltage and Surge-Protected Dual SPDT Data Line Switch

General Description

The MAX20334 is a 2 x SPDT switch with overvoltage protection intended for use with portable devices. In high-voltage charging solutions, a data line short event to the high-voltage V_{BUS} can result in either charger misdetection or permanent damage to the portable device. The MAX20334 is designed to protect the downstream data line from a high-voltage short or surge event.

The device combines low on-capacitance (C_{ON}) and low on-resistance (R_{ON}) necessary for high-performance switching applications in portable electronics. The MAX20334 features internal positive overvoltage, negative overvoltage, and surge protection. The device handles USB low/full/high-speed signaling and operates from a 2.7V to 5.5V supply.

The MAX20334 is available in a 12-bump (1.23mm x 1.63mm) wafer-level package (WLP) and operates over the -40 $^{\circ}$ C to +85 $^{\circ}$ C extended temperature range.

Applications

- Smart Phones
- Phablets
- Tablets

Benefits and Features

- Distortion-Free, High-Speed Signaling
 - Dual SPDT
 - Signal Range: 0V to 5V
 - R_{ON}: 4Ω (typ)
 - Bandwidth 600MHz
- Flexible System Design
 - Separate Control for Each Switch Path
 - EN to Save Supply Current
 - FLAG Signals Fault Event
 - 12-Bump WLP (1.23mm x 1.63mm) Package
 - -40°C to +85°C Operating Temperature Range
- Robust and Safety
 - Positive Overvoltage Protection up to +20.5V
 - Hot Plug-In Robustness

Ordering Information appears at end of data sheet.



Overvoltage and Surge-Protected Dual SPDT Data Line Switch

Absolute Maximum Ratings

(All voltages referenced to GND.)	Continuous Power Dissipation (T _A = +70°C)
V _{CC} , CSA, CSB, EN , FLAG 0.5V to +6V	WLP (derate 13.73mW/°C above +70°)1098mW
COMA, COMB (Note 1)0.5V to +20.5V	Operating Temperature Range40°C to +85°C
PA1, PA2, PB1, PB20.5V to +6V	Junction Temperature+150°C
Current into all pins±100mA	Storage Temperature Range65°C to +150°C
	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Surge capable from -30V to +45V by the surge tester with 2Ω source impedance IEC61000-4-5 modified waveform.

Package Information

PACKAGE TYPE: 12 WLP				
Package Code	W121C1+1			
Outline Number	<u>21-100286</u>			
Land Pattern Number	Refer to Application Note 1891			
THERMAL RESISTANCE (FOUR-LAYER BOARD)				
Junction to Ambient (θ_{JA})	72.8°C/W			

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Electrical Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{CC} = 4.3V, T_A = +25^{\circ}C)$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SUPPLY OPERATION							·
Operating Voltage	V _{CC}			2.7		5.5	V
Supply Current	ICC	V _{IN} below	OVLO		26	51	μA
Supply OVLO Shutdown Current	I _{CC_0}	V _{COM} = 6	V, V _{PA_/PB_} = 0V		29	58	μA
Power On Reset	V _{POR}				2.3		V
COMA, COMB, PA1, PA2, PB1, F	°B2						
Positive Overvoltage Trip Level	Veering	(Note 3)	V _{IN} rising	4.6 4.8	5	V	
Positive Overvoltage Trip Level	V _{POVLO}	(INOLE 3)	V _{IN} falling	4.5			
COM_ On Leakage Equivalent Resistance	R _{COM_ON}	V _{COM} = 2.5V		3	6.3	15	MΩ
PA_, PB_Off Leakage Current	I _{P_OFF}	Switch open, V _{CC} = 3V, V _{PA} = 0V, 2.5V, V _{COM} = 0V, 2.5V		-0.1		0.1	μA
COM_ Current Sink		V _{COM} = 20V			0.3		mA
COM_ Positive Overvoltage Fault Protection Response Time	t _{FP}	V_{COM} = 1V to 10V step, V_{CC} = 2.7V to 5.5V, R _{PA} = R _{PB} = 1k Ω , (Figure 2)			100		ns
COM_ Positive Overvoltage Fault Protection Recovery Time	t _{FPR}	V_{COM} = 10V to 1V step, V_{CC} = 2.7V to 5.5V, R _{PA} = R _{PB} = 1k Ω , (Figure 2)			80		μs

Overvoltage and Surge-Protected Dual SPDT Data Line Switch

Electrical Characteristics (continued)

(V_{CC} = 2.7V to 5.5V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = 4.3V, T_A = +25°C) (Note 2)

PARAMETER	SYMBOL CONDITIONS		MIN	TYP	MAX	UNITS
COMA to PA1/PA2, COMB to PE	31/PB2					
Analog Signal Range	V _{COM}		0		5	V
Internal SWPOS Regulator	V _{SWPOS}	V _{CC} = 2.7V		5		V
On-Resistance	R _{ON}	$V_{CC} = 3V, I_{COM} = 10mA, T_A = +25^{\circ}C$		4	8	Ω
On-Resistance Match Between Channels	∆R _{ON}	$V_{CC} = 3V, V_{P} = 0V, I_{COM} = 10mA$ (Note 4, 5)			0.2	Ω
On-Resistance Flatness	R _{FLAT}	V _{CC} = 3V, I _{COM} = 10mA , V _{COM} = 0V to 1V (Note 6)			0.3	Ω
		$V_{PA} / V_{PB} = 1.5V$, $R_L = 50\Omega$, From an CSA/CSB control		45	90	
Turn-On Time (Figure 3)	ton	V_{PA} / V_{PB} = 1.5V, R _L = 50 Ω , From an EN control		90	120	– µs
Turn-Off Time (Figure 3)	tOFF	$V_{PA} / V_{PB} = 1.5V, R_{L} = 50\Omega, \overline{EN} \text{ control}$ or CSA/CSB control		0.5	10	μs
Output Skew Same Switch	t _{SK(P)}	Figure 4		40		ps
Output Skew Between Switch	t _{SK(O)}	Figure 4		40		ps
Break-Before-Make Time Delay	t _D	$R_L = 50\Omega$, time delay between one side of the switch opening and the other side closing		20		μs
Power On Reset Time	t _{POR}			0.4	0.7	ms
COM_ On Capacitance	C _{COM_ON}	V_{COM} = 0.5 V_{PP} , DC bias = 0V, f = 1MHz		10		pF
DIGITAL SIGNAL (FLAG, EN, C	SA, CSB)					
FLAG Output Voltage Low	V _{OL}	I _{FLAG} = 1mA			0.4	V
FLAG Output Leakage	ILEAK	V _{FLAG} = 5.5V	-1		1	μA
Input Voltage High	V _{IH}	ĒN, CSA, CSB	1.4			V
Input Voltage Low	VIL	ĒN, CSA, CSB			0.4	V
Input Leakage	I _{LEAK}	$\overline{\text{EN}}$, CSA, CSB = 5.5V or GND	-1		1	μA
AC CHARACTERISTICS (NOTE	4)					
-3dB Bandwidth	BW	V_{COM} = 0dBm, R_{S} = R_{L} = 50 Ω , Figure 5		600		MHz
Off Isolation		f = 100kHz, V_{COM} = 1 V_{RMS} , R_L = 50 Ω , Figure 5		-95		dB
Crosstalk (Note 7)		f = 100kHz, V_{COM} = 1 V_{RMS} , R_L = 50 Ω , Figure 5		-80		dB

Overvoltage and Surge-Protected **Dual SPDT Data Line Switch**

Electrical Characteristics (continued)

(V_{CC} = 2.7V to 5.5V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = 4.3V, T_A = +25°C) (Note 2)

						1
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
THERMAL PROTECTION						
Thermal Shutdown	T _{SHDN}			150		°C
Thermal Hysteresis	T _{HYST}			20		°C
ESD PROTECTION						
Human Body Model	COMA, COMB			±15		kV
IEC61000-4-2 Contact Discharge	COMA, COMB			±6		kV
IEC61000-4-2 Air Gap	COMA, COMB			±15		kV
Human Body Model	All Other Pins			±1.5		kV

Note 2: All devices are 100% production tested at T_A = +25°C. Specifications over the operating temperature range are guaranteed by design.

Note 3: The switch turns off for voltages above V_{POVLO} protecting downstream circuits in case of a fault condition.

Note 4: Guaranteed by design.

Note 5: $\Delta R_{ON(MAX)} = |R_{ON(CH1)} - R_{ON(CH2)}|$ Note 6: Flatness is defined as the difference between the maximum and minimum value of on-resistance, as measured over specified analog signal ranges.

Note 7: Between two switches.




Figure 1. Timing Diagram




Figure 2. Fault Protection Timing Diagram




Figure 3. Switching Timing Diagram




Figure 4. Output Skew Timing Diagram





Figure 5. On-Loss, Off-Isolation, and Crosstalk

Overvoltage and Surge-Protected Dual SPDT Data Line Switch

Typical Operating Characteristics


(V_{CC} = 4.3V, T_A = +25°C, unless otherwise noted.)





Overvoltage and Surge-Protected Dual SPDT Data Line Switch

Typical Operating Characteristics (continued)

(V_{CC} = 4.3V, T_A = +25°C, unless otherwise noted.)








Overvoltage and Surge-Protected Dual SPDT Data Line Switch

Bump Configuration




Bump Description

BUMP	NAME	FUNCTION
A1	CSA	Channel Select Input for COMA. When CSA is low, COMA is connected to PA1. When CSA is high, COMA is connected to PA2.
A2	COMB	Data Line B Input from External USB Port
A3	COMA	Data Line A Input from External USB Port
A4	FLAG	Open-Drain Flag Output. FLAG is driven low when OVP or thermal shutdown occurs.
B1	V _{CC}	Supply Voltage Input. Bypass V_{CC} with a 0.1 μ F ceramic capacitor as close to the device as possible.
B2	CSB	Channel Select Input for COMB. When CSB is low, COMB is connected to PB1. When CSB is high, COMB is connected to PB2.
B3	GND	Ground
B4	EN	Active-Low Enable Input
C1	PB2	Data Line 2 to COMB
C2	PA2	Data Line 2 to COMA
C3	PB1	Data Line 1 to COMB
C4	PA1	Data Line 1 to COMA

Overvoltage and Surge-Protected Dual SPDT Data Line Switch

Functional Diagram



Detailed Description

The MAX20334 is a high ESD and surge-protected, dual-SPDT switch that operates from a 2.7V to 5.5V supply and are designed to multiplex USB 2.0 high-speed signals and various analog signals. The switch combines low on-capacitance (C_{ON}) and low on-resistance (R_{ON}) necessary for high-performance switching applications, while withstanding the overvoltage event. The device meets the requirements for USB 2.0 signaling.

Analog Signal

The MAX20334 is bidirectional, allowing PA_, PB_, and COM to be configured as either inputs or outputs.

The device can handle analog signals 0V to 5V.

Switch Control

The MAX20334 switches are individually controlled by CSA and CSB. When $\overline{\text{EN}}$ is high, the switches are open and the device is in a low supply current mode. (Table 1)

FLAG Output

The \overline{FLAG} is an open-drain output. It asserts low when there is an overvoltage, or a thermal shutdown occurs.

Thermal Shutdown Protection

The MAX20334 features thermal shutdown protection to protect the device from overheating. The device turns off when the junction temperature exceeds +150°C (typ). The device exits thermal shutdown and resumes normal operation after the junction temperature cools by 20°C (typ). During thermal shutdown, the switches are open.

Application Information

Extended ESD

ESD protection structures are incorporated on all pins to protect against electrostatic discharges up to $\pm 2kV$ (Human Body Model) encountered during handling and

Overvoltage and Surge-Protected Dual SPDT Data Line Switch

assembly. COMA and COMB are further protected against ESD up to ± 15 kV (Human Body Model), ± 15 kV (Air Gap Discharge method described in IEC 61000-4-2), and ± 6 kV (Contact Discharge method described in IEC61000-4-2) without damage. Note that, if PA_ and PB_ are used as inputs and require higher than ± 2 kV, additional ESD protection is needed.

The ESD structures withstand high ESD, both in normal operation and when the device is powered down. After an ESD event, the MAX20334 continues to function without latchup.

ESD Test Condition

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

<u>Figure 6</u> shows the Human Body Model, while <u>Figure 7</u> shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a $1.5k\Omega$ resistor.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The major difference between tests performed using the Human Body Model and those using IEC 61000-4-2 is the higher peak current in IEC 61000-4-2. This is due the series resistance being lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the Human Body Model. Figure 8 shows the IEC 61000-4-2 model, while Figure 9 shows the current waveform for the IEC 61000-4-2 ESD Contact Discharge test.

		ĒN					
		1					
	[CSA:CSB]			[CSA:CSB]			
	00 01 10 11				D.C.		
COMA =	PA1	PA1	PA2	PA2	OPEN		
COMB =	PB1	PB2	PB1	PB2	OPEN		

Table 1. Functional Truth Table




Figure 6. Human Body ESD Test Model




Figure 7. Human Body Current Waveform




Figure 8. IEC 61000-4-2 ESD Test Model





Figure 9. IEC 61000-4-2 ESD Generator Current Waveform

Overvoltage and Surge-Protected Dual SPDT Data Line Switch

Typical Application Circuit



Chip Information

PROCESS: BiCMOS

Ordering Information

PART	TOP	TEMP	PIN-
	MARK	RANGE	PACKAGE
MAX20334EWC+T	AEI	-40°C TO +85°C	12 WLP

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Overvoltage and Surge-Protected Dual SPDT Data Line Switch

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/19	Initial release	—

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.