Silicon Digital Attenuator, 1-Bit, 1 MHz to 30 GHz

FEATURES

- Ultrawideband frequency range: 1 MHz to 30 GHz
- Attenuation range: 16 dB typical
- Low insertion loss
  - 0.6 dB at 8 GHz
  - 0.8 dB at 18 GHz
  - 1.15 dB at 30 GHz
- Attenuation accuracy
  - ±0.15 dB typical up to 18 GHz
  - ±0.20 dB typical 18 GHz up to 30 GHz
- High input linearity
  - P0.1dB insertion loss state: 33 dBm typical
  - P0.1dB 16 dB attenuation state: 30 dBm typical
  - IP3 insertion loss state: 51 dBm typical
  - IP3 16 dB attenuation state: 49 dBm typical
- High RF power handling
  - Input at ATTIN and ATTOUT
    - 30 dBm typical steady state average
    - 33 dBm typical steady state peak
- RF amplitude settling time (0.1 dB of final RF_{OUT}): 6.5 µs typical
- Single-supply operation supported
- Tight in relative phase
- No low frequency spurious signals
- CMOS-/LVTTL-compatible
- 12-terminal, 2.25 mm x 2.25 mm, land grid array [LGA] package

APPLICATIONS

- Industrial scanners
- Test and instrumentation
- Cellular infrastructure: 5G millimeter wave
- Military radios, radars, and electronic counter measures (ECMs)
- Microwave radios and very small aperture terminals (VSATs)

FUNCTIONAL BLOCK DIAGRAM



Figure 1. Functional Block Diagram

GENERAL DESCRIPTION

The ADRF5715 is a silicon, 1-bit digital attenuator with 16 dB attenuation.

The ADRF5715 operates from 1 MHz to 30 GHz with better than 1.15 dB of insertion loss and excellent attenuation accuracy. The ATTIN and ATTOUT port of the ADRF5715 have an RF power handling capability of 30 dBm steady state average and 33 dBm steady state peak.

The ADRF5715 requires a dual-supply voltage of +3.3 V and −3.3 V. The device features complementary metal-oxide semiconductor (CMOS)-/low voltage transistor to transistor logic (LVTTL)-compatible controls.

The ADRF5715 can also operate with a single positive supply voltage (V_{DD}) applied while the negative supply voltage (V_{SS}) is tied to ground. See the Theory of Operation section for more details.

The ADRF5715 RF ports are designed to match a characteristic impedance of 50 Ω. The ADRF5715 comes in a 12-terminal, 2.25 mm × 2.25 mm, RoHS-compliant, LGA package and operates from −40°C to +105°C.

TABLE OF CONTENTS

REVISION HISTORY

12/2023—Revision 0: Initial Version

SPECIFICATIONS

Positive supply voltage (V_{DD}) = +3.3 V, negative supply voltage (V_{SS}) = −3.3 V, control voltage (V_{CTRL}) = 0 V or V_{DD}, and the case temperature (T_{CASE}) = 25°C with a 50 Ω system, unless otherwise noted. V_{CTRL} refers to the control voltage on the D0 pin.

Table 1. Specifications

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
FREQUENCY RANGE	f		1		30,000	MHz
INSERTION LOSS		100 MHz to 8 GHz		0.6		dB
		8 GHz to 18 GHz		0.8		dB
		18 GHz to 30 GHz		1.15		dB
RETURN LOSS		ATTIN and ATTOUT, attenuation state				
		100 MHz to 8 GHz		25		dB
		8 GHz to 18 GHz		23		dB
		18 GHz to 30 GHz		19		dB
ATTENUATION						
Range		Between minimum and maximum attenuation states		16		dB
Step Size		Between any successive attenuation states		16		dB
Accuracy		Referenced to insertion loss				
		100 MHz to 8 GHz		±0.10		dB
		8 GHz to 18 GHz		±0.15		dB
		18 GHz to 30 GHz		±0.20		dB
RELATIVE PHASE		Referenced to insertion loss				
		100 MHz to 8 GHz		12		Degrees
		8 GHz to 18 GHz		25		Degrees
		18 GHz to 30 GHz		46		Degrees
SWITCHING		All attenuation states at input power (P_{IN}) = 10 dBm				
Rise Time and Fall Time	t_{RISE}, t_{FALL}	10% to 90% of RF output (RF_{OUT})		2		µs
On Time and Off Time	t_{ON}, t_{OFF}	50% triggered control to 90% of RF_{OUT}		3		µs
RF Amplitude Settling Time						
0.1 dB		50% triggered control to 0.1 dB of final RF_{OUT}		6.5		µs
0.05 dB		50% triggered control to 0.05 dB of final RF_{OUT}		8.3		µs
RF Phase Settling Time		f = 1 GHz				
1°		50% triggered control to 1° of final RF_{OUT}		2.3		µs
INPUT LINEARITY[1]		100 MHz to 30 GHz				
0.1 dB Power Compression	P0.1dB					
Insertion Loss State				33		dBm
16 dB Attenuation State				30		dBm
Third-Order Intercept	IP3	Two-tone P_{IN} = 20 dBm per tone, Δf = 1 MHz, all attenuation states				
Insertion Loss State				51		dBm
16 dB Attenuation State				49		dBm
DIGITAL CONTROL INPUT		D0				
Voltage						
Low	V_{INL}		0		0.8	V
High	V_{INH}		1.2		3.3	V
Current						
Low	I_{INL}			−33		µA
High	I_{INH}			<1		µA

SPECIFICATIONS

Table 1. Specifications (Continued)

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
SUPPLY CURRENT		VDD and VSS				
Positive Supply Current						
D0 = 0 V				150		µA
D0 = 3.3 V				120		µA
Negative Supply Current				500		µA
RECOMMENDED OPERATING CONDITIONS						
Supply Voltage						
Positive	V_{DD}		3.15		3.45	V
Negative	V_{SS}		−3.45		−3.15	V
Digital Control Voltage			0		V_{DD}	V
RF Power Handling[2]		f = 100 MHz to 30 GHz, T_{CASE} = 85°C[3]				
Input at ATTIN or ATTOUT		Steady state average		30		dBm
		Steady state peak		33		dBm
		Hot switching average		27		dBm
		Hot switching peak		30		dBm
Case Temperature	T_{CASE}		−40		+105	°C

[1] Input linearity performance degrades over frequency, see Figure 15 to Figure 18.

[2] For power derating over frequency, see Figure 2 and Figure 3. Applicable for all ATTIN and ATTOUT power specifications.

[3] For 105°C operation, the power handling degrades from the T_{CASE} = 85°C specifications by 3 dB.

SPECIFICATIONS

SINGLE-SUPPLY OPERATION

V_{DD} = 3.3 V, V_{SS} = 0 V, V_{CTRL} = 0 V or V_{DD}, and T_{CASE} = 25°C with a 50 Ω system, unless otherwise noted.

The small signal and bias characteristics are maintained for single-supply operation.

Table 2. Single-Supply Operation Specifications

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
FREQUENCY RANGE	f		1		30,000	MHz
SWITCHING		All attenuation states at P_{IN} = 10 dBm				
Rise Time and Fall Time	t_{RISE}, t_{FALL}	10% to 90% of RF_{OUT}		8.5		µs
On Time and Off Time	t_{ON}, t_{OFF}	50% triggered control to 90% of RF_{OUT}		9.2		µs
RF Amplitude Settling Time						
0.1 dB		50% triggered control to 0.1 dB of final RF_{OUT}		23		µs
0.05 dB		50% triggered control to 0.05 dB of final RF_{OUT}		30		µs
RF Phase Settling Time		f = 1 GHz				
1°		50% triggered control to 1° of final RF_{OUT}		10.5		µs
INPUT LINEARITY		100 MHz to 30 GHz				
0.1 dB Power Compression	P0.1dB					
Insertion Loss State				21		dBm
16 dB Attenuation State				19		dBm
Third-Order Intercept	IP3	Two-tone P_{IN} = 20 dBm per tone, Δf = 1 MHz, all attenuation states				
Insertion Loss State				33		dBm
16 dB Attenuation State				44		dBm
RECOMMENDED OPERATING CONDITIONS						
RF Power Handling		f = 100 MHz to 30 GHz, T_{CASE} = 85°C				
Input at ATTIN and ATTOUT		Average		18		dBm
		Peak		18		dBm
		Hot switching average		18		dBm
		Hot switching peak		18		dBm
Case Temperature	T_{CASE}		−40		+105	°C

ABSOLUTE MAXIMUM RATINGS

For recommended operating conditions, see Table 1 and Table 2.

Table 3. Absolute Maximum Ratings

Parameter	Rating
V_{DD}	−0.3 V to +3.6 V
V_{SS}	−3.6 V to +0.3 V
Digital Control Inputs	
Voltage	−0.3 V to V_{DD} + 0.3 V
Current	3 mA
RF Input Power[1]	
Dual Supply (V_{DD} = +3.3 V, V_{SS} = −3.3 V, f = 100 MHz to 30 GHz, T_{CASE} = 85°C[2])	
Average	31 dBm
Peak	34 dBm
Hot Switching Average	28 dBm
Hot Switching Peak	31 dBm
Single Supply (V_{DD} = 3.3 V, V_{SS} = 0 V, f = 100 MHz to 30 GHz, T_{CASE} = 85°C[2])	
Average	19 dBm
Peak	19 dBm
Hot Switching Average	19 dBm
Hot Switching Peak	19 dBm
Unbiased Condition (V_{DD} and V_{SS} = 0 V)	14 dBm
Temperature	
Junction (T_J)	135°C
Storage Range	−65°C to +150°C
Reflow	260°C

[1] For power derating over frequency, see Figure 2 and Figure 3. Applicable for all ATTIN and ATTOUT power specifications.

[2] For 105°C operation, the power handling degrades from the T_{CASE} = 85°C specification by 3 dB.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JC} is the junction to case bottom (channel to package bottom) thermal resistance.

Table 4. Thermal Resistance

Package Type	θ_{JC}[1]	Unit
CC-12-6	50	°C/W

[1] θ_{JC} was determined by simulation under the following conditions: the heat transfer is due solely to thermal conduction from the channel through the round pad to the PCB, and the ground pad is held constant at the operating temperature of 85°C.

POWER DERATING CURVES



Figure 2. Power Derating vs. Frequency, Low Frequency Detail, T_{CASE} = 85°C



Figure 3. Power Derating vs. Frequency, High Frequency Detail, T_{CASE} = 85°C

ABSOLUTE MAXIMUM RATINGS

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for ADRF5715

Table 5. ADRF5715, 12-Terminal LGA

ESD Model	Withstand Threshold (V)	Class
HBM		
ATTIN and ATTOUT Pins	1000	1C
Supply and Control Pins	2000	2
CDM	500	C2A

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 3 to 7, 9	GND	Ground. The GND pins must be connected to the RF and DC ground of the PCB.
2	ATTIN	Attenuator Input. No DC blocking capacitor is necessary when the RF line potential is equal to 0 V DC. See Figure 5 for the interface schematic.
8	ATTOUT	Attenuator Output. No DC blocking capacitor is necessary when the RF line potential is equal to 0 V DC. See Figure 5 for the interface schematic.
10	VSS	Negative Supply Input. See Figure 8 for the interface schematic.
11	D0	Parallel Control Input for 16 dB Attenuation Bit. See the Theory of Operation section for more information. See Figure 6 for the interface schematic.
12	VDD	Positive Supply Input. See Figure 7 for the interface schematic.
	EPAD	Exposed Pad. The exposed pad must be connected to the RF and DC ground of the PCB.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

INTERFACE SCHEMATICS



Figure 5. ATTIN and ATTOUT Interface Schematic



Figure 6. D0 Interface Schematic



Figure 7. VDD Interface Schematic



Figure 8. VSS Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS

INSERTION LOSS, RETURN LOSS, STATE ERROR, STEP ERROR, AND RELATIVE PHASE

V_{DD} = 3.3 V, V_{SS} = −3.3 V, V_{CTRL} = 0 V or V_{DD}, and T_{CASE} = 25°C with a 50 Ω system, unless otherwise noted.



Figure 9. Insertion Loss vs. Frequency over Temperature



Figure 10. Input Return Loss vs. Frequency for All States



Figure 11. State Error vs. Frequency for All States



Figure 12. Normalized Attenuation vs. Frequency for All States



Figure 13. Output Return Loss vs. Frequency for All States



Figure 14. Relative Phase vs. Frequency for All States

TYPICAL PERFORMANCE CHARACTERISTICS

INPUT POWER COMPRESSION AND THIRD-ORDER INTERCEPT

V_{DD} = 3.3 V, V_{SS} = −3.3 V, V_{CTRL} = 0 V or V_{DD}, and T_{CASE} = 25°C with a 50 Ω system, unless otherwise noted.



Figure 15. Input P0.1dB vs. Frequency



Figure 16. Input IP3 vs. Frequency



Figure 17. Input P0.1dB vs. Frequency, Low Frequency Detail



Figure 18. Input IP3 vs. Frequency, Low Frequency Detail

THEORY OF OPERATION

The ADRF5715 incorporates a 1-bit fixed attenuator array that offers an attenuation range of 16 dB.

The ADRF5715 has a digital control input, D0, to select the desired attenuation state in parallel mode, as shown in Figure 19. See Table 7 for the truth table.

Table 7. Truth Table

Digital Control Input (D0)	Attenuation State (dB)
Low	0 (reference)
High	16



Figure 19. Simplified Circuit Diagram

RF INPUT AND OUTPUT

Both RF ports (ATTIN and ATTOUT) are DC-coupled to 0 V. No DC blocking is required at the RF ports when the RF line potential is equal to 0 V.

The RF ports are internally matched to 50 Ω. Therefore, external matching components are not required.

The ADRF5715 supports bidirectional operation at the same power level. The power handling of the ATTIN and ATTOUT ports are the same. Refer to the RF power handling specifications in Table 1.

The ADRF5715 can operate with a single positive supply voltage applied to the VDD pin, and the VSS pin connected to ground. However, some performance degradations can occur in the input compression and input third-order intercept (see Table 2).

POWER SUPPLY

The ADRF5715 requires a positive supply voltage applied to the VDD pin and a negative supply voltage applied to the VSS pin. Bypassing capacitors are recommended on the supply lines to filter high frequency noise.

The ideal power-up sequence is as follows:

1. Connect GND.
2. Power up VDD and VSS. Power up VSS after VDD to avoid current transients on VDD during ramp up.
3. Apply the digital control input. However, powering the digital control input before the VDD supply can inadvertently forward bias and damage the internal ESD protection structures. To avoid this damage, use a series 1 kΩ resistor to limit the current flowing into the control pin (D0). Use pull-up or pull-down resistors if the controller output is in a high impedance state after VDD is powered up and the D0 is not driven to a valid logic state.
4. Apply an RF input signal to ATTIN or ATTOUT.

The ideal power-down sequence is the reverse order of the power-up sequence.

APPLICATIONS INFORMATION

The RF transmission lines are designed using a coplanar waveguide (CPWG) model with a trace width of 16 mil and ground clearance of 6 mil to have a characteristic impedance of 50 Ω. For optimal RF and thermal grounding, as many through vias as possible are arranged around transmission lines and under the exposed pad of the package.

The RF input and output ports (ATTIN and ATTOUT) are connected through 50 Ω transmission lines. On the VDD and VSS supply traces, a 100 pF bypass capacitor filters high frequency noise.

Figure 20 shows the simplified application circuit for the ADRF5715.



Figure 20. Simplified Application Circuit

RECOMMENDATIONS FOR PCB DESIGN

The RF ports are matched to 50 Ω internally, and the pinout is designed to mate a CPWG with a 50 Ω characteristic impedance on the PCB. Figure 21 shows the referenced CPWG RF trace design for an RF substrate with 12 mil thick Rogers RO4003 dielectric material. The RF trace with a 16 mil width and a 6 mil clearance is recommended for 2.2 mil finished copper thickness.



Figure 21. Example PCB Stackup

Figure 22 shows the routing of the RF traces, supply, and control signals from the ADRF5715. The ground planes are connected with as many filled through vias as allowed for optimal RF and thermal performance. The primary thermal path for the device is the bottom side.



Figure 22. PCB Routings

Figure 23 shows the recommended layout from the ATTIN and ATTOUT pins of the ADRF5715 to the 50 Ω CPWG on the referenced stackup. PCB pads are drawn 1:1 to device pads. The ground pads are drawn solder mask defined, and the signal pads are drawn as pad defined. The RF trace from the PCB pad is extended with the same width 2 mils and tapered with 90° angle. The paste mask is also designed to match the pad without any aperture reduction. The paste is divided into multiple openings for the paddle.



Figure 23. Recommended ATTIN Pin and ATTOUT Pin Transitions

For alternate PCB stackups with different dielectric thickness and CPWG design, contact Analog Devices, Inc., Technical Support Request for further recommendations.

OUTLINE DIMENSIONS



Figure 24. 12-Terminal Land Grid Array [LGA]
(CC-12-6)
Dimensions shown in millimeters

Updated: September 15, 2023

ORDERING GUIDE

Model[1]	Temperature Range	Package Description	Packing Quantity	Package Option
ADRF5715BCCZN	−40°C to +105°C	12-Terminal Land Grid Array [LGA]	Reel, 500	CC-12-6
ADRF5715BCCZN-R7	−40°C to +105°C	12-Terminal Land Grid Array [LGA]	Reel, 500	CC-12-6

[1] Z = RoHS Compliant Part.

EVALUATION BOARDS

Table 8. Evaluation Boards

Model[1]	Description
ADRF5715-EVALZ	Evaluation Board

[1] Z = RoHS-Compliant Part.