Coverage Report

Created: 2024-05-21 06:29

/src/binutils-gdb/opcodes/mcore-dis.c
Line
Count
Source (jump to first uncovered line)
1
/* Disassemble Motorola M*Core instructions.
2
   Copyright (C) 1993-2024 Free Software Foundation, Inc.
3
4
   This file is part of the GNU opcodes library.
5
6
   This library is free software; you can redistribute it and/or modify
7
   it under the terms of the GNU General Public License as published by
8
   the Free Software Foundation; either version 3, or (at your option)
9
   any later version.
10
11
   It is distributed in the hope that it will be useful, but WITHOUT
12
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
13
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
14
   License for more details.
15
16
   You should have received a copy of the GNU General Public License
17
   along with this program; if not, write to the Free Software
18
   Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
19
   MA 02110-1301, USA.  */
20
21
#include "sysdep.h"
22
#include <stdio.h>
23
#include "libiberty.h"
24
#define STATIC_TABLE
25
#define DEFINE_TABLE
26
27
#include "mcore-opc.h"
28
#include "disassemble.h"
29
30
/* Mask for each mcore_opclass: */
31
static const unsigned short imsk[] = {
32
    /* O0  */ 0xFFFF,
33
    /* OT  */ 0xFFFC,
34
    /* O1  */ 0xFFF0,
35
    /* OC  */ 0xFE00,
36
    /* O2  */ 0xFF00,
37
    /* X1  */ 0xFFF0,
38
    /* OI  */ 0xFE00,
39
    /* OB  */ 0xFE00,
40
41
    /* OMa */ 0xFFF0,
42
    /* SI  */ 0xFE00,
43
    /* I7  */ 0xF800,
44
    /* LS  */ 0xF000,
45
    /* BR  */ 0xF800,
46
    /* BL  */ 0xFF00,
47
    /* LR  */ 0xF000,
48
    /* LJ  */ 0xFF00,
49
50
    /* RM  */ 0xFFF0,
51
    /* RQ  */ 0xFFF0,
52
    /* JSR */ 0xFFF0,
53
    /* JMP */ 0xFFF0,
54
    /* OBRa*/ 0xFFF0,
55
    /* OBRb*/ 0xFF80,
56
    /* OBRc*/ 0xFF00,
57
    /* OBR2*/ 0xFE00,
58
59
    /* O1R1*/ 0xFFF0,
60
    /* OMb */ 0xFF80,
61
    /* OMc */ 0xFF00,
62
    /* SIa */ 0xFE00,
63
64
  /* MULSH */ 0xFF00,
65
  /* OPSR  */ 0xFFF8,   /* psrset/psrclr */
66
67
    /* JC  */ 0,    /* JC,JU,JL don't appear in object */
68
    /* JU  */ 0,
69
    /* JL  */ 0,
70
    /* RSI */ 0,
71
    /* DO21*/ 0,
72
    /* OB2 */ 0     /* OB2 won't appear in object.  */
73
};
74
75
static const char *grname[] = {
76
 "r0",  "r1",  "r2",  "r3",  "r4",  "r5",  "r6",  "r7",
77
 "r8",  "r9", "r10", "r11", "r12", "r13", "r14", "r15"
78
};
79
80
static const char X[] = "??";
81
82
static const char *crname[] = {
83
  "psr",  "vbr", "epsr", "fpsr", "epc",  "fpc",  "ss0",  "ss1",
84
  "ss2",  "ss3", "ss4",  "gcr",  "gsr",     X,      X,      X,
85
     X,      X,      X,      X,      X,     X,      X,      X,
86
     X,      X,      X,      X,      X,     X,      X,      X
87
};
88
89
static const unsigned isiz[] = { 2, 0, 1, 0 };
90
91
int
92
print_insn_mcore (bfd_vma memaddr,
93
      struct disassemble_info *info)
94
136k
{
95
136k
  unsigned char ibytes[4];
96
136k
  fprintf_ftype print_func = info->fprintf_func;
97
136k
  void *stream = info->stream;
98
136k
  unsigned int inst;
99
136k
  unsigned int i;
100
136k
  int status;
101
102
136k
  info->bytes_per_chunk = 2;
103
104
136k
  status = info->read_memory_func (memaddr, ibytes, 2, info);
105
106
136k
  if (status != 0)
107
62
    {
108
62
      info->memory_error_func (status, memaddr, info);
109
62
      return -1;
110
62
    }
111
112
136k
  if (info->endian == BFD_ENDIAN_BIG)
113
350
    inst = (ibytes[0] << 8) | ibytes[1];
114
136k
  else if (info->endian == BFD_ENDIAN_LITTLE)
115
136k
    inst = (ibytes[1] << 8) | ibytes[0];
116
0
  else
117
0
    abort ();
118
119
  /* Just a linear search of the table.  */
120
11.4M
  for (i = 0; i < ARRAY_SIZE (mcore_table); i++)
121
11.3M
    if (mcore_table[i].inst == (inst & imsk[mcore_table[i].opclass]))
122
118k
      break;
123
124
136k
  if (i == ARRAY_SIZE (mcore_table))
125
17.7k
    (*print_func) (stream, ".short 0x%04x", inst);
126
118k
  else
127
118k
    {
128
118k
      const char *name = grname[inst & 0x0F];
129
130
118k
      (*print_func) (stream, "%s", mcore_table[i].name);
131
132
118k
      switch (mcore_table[i].opclass)
133
118k
  {
134
21.1k
  case O0:
135
21.1k
    break;
136
137
403
  case OT:
138
403
    (*print_func) (stream, "\t%d", inst & 0x3);
139
403
    break;
140
141
4.57k
  case O1:
142
4.86k
  case JMP:
143
5.11k
  case JSR:
144
5.11k
    (*print_func) (stream, "\t%s", name);
145
5.11k
    break;
146
147
1.98k
  case OC:
148
1.98k
    (*print_func) (stream, "\t%s, %s", name, crname[(inst >> 4) & 0x1F]);
149
1.98k
    break;
150
151
65
  case O1R1:
152
65
    (*print_func) (stream, "\t%s, r1", name);
153
65
    break;
154
155
554
  case MULSH:
156
11.3k
  case O2:
157
11.3k
    (*print_func) (stream, "\t%s, %s", name, grname[(inst >> 4) & 0xF]);
158
11.3k
    break;
159
160
1.21k
  case X1:
161
1.21k
    (*print_func) (stream, "\tr1, %s", name);
162
1.21k
    break;
163
164
2.49k
  case OI:
165
2.49k
    (*print_func) (stream, "\t%s, %d", name, ((inst >> 4) & 0x1F) + 1);
166
2.49k
    break;
167
168
982
  case RM:
169
982
    (*print_func) (stream, "\t%s-r15, (r0)", name);
170
982
    break;
171
172
579
  case RQ:
173
579
    (*print_func) (stream, "\tr4-r7, (%s)", name);
174
579
    break;
175
176
5.93k
  case OB:
177
5.97k
  case OBRa:
178
6.09k
  case OBRb:
179
6.60k
  case OBRc:
180
6.60k
  case SI:
181
9.57k
  case SIa:
182
9.75k
  case OMa:
183
9.86k
  case OMb:
184
10.4k
  case OMc:
185
10.4k
    (*print_func) (stream, "\t%s, %d", name, (inst >> 4) & 0x1F);
186
10.4k
    break;
187
188
4.96k
  case I7:
189
4.96k
    (*print_func) (stream, "\t%s, %d", name, (inst >> 4) & 0x7F);
190
4.96k
    break;
191
192
25.1k
  case LS:
193
25.1k
    (*print_func) (stream, "\t%s, (%s, %d)", grname[(inst >> 8) & 0xF],
194
25.1k
       name, ((inst >> 4) & 0xF) << isiz[(inst >> 13) & 3]);
195
25.1k
    break;
196
197
24.0k
  case BR:
198
24.0k
    {
199
24.0k
      uint32_t val = ((inst & 0x3FF) ^ 0x400) - 0x400;
200
201
24.0k
      val = memaddr + 2 + (val << 1);
202
24.0k
      (*print_func) (stream, "\t0x%x", val);
203
204
24.0k
      if (strcmp (mcore_table[i].name, "bsr") == 0)
205
16.0k
        {
206
    /* For bsr, we'll try to get a symbol for the target.  */
207
16.0k
    if (info->print_address_func && val != 0)
208
16.0k
      {
209
16.0k
        (*print_func) (stream, "\t// ");
210
16.0k
        info->print_address_func (val, info);
211
16.0k
      }
212
16.0k
        }
213
24.0k
    }
214
24.0k
    break;
215
216
927
  case BL:
217
927
    {
218
927
      uint32_t val = memaddr + 2 + ((inst | ~0xF) << 1);
219
220
927
      (*print_func) (stream, "\t%s, 0x%x",
221
927
         grname[(inst >> 4) & 0xF], val);
222
927
    }
223
927
    break;
224
225
5.74k
  case LR:
226
5.74k
    {
227
5.74k
      uint32_t val;
228
229
5.74k
      val = (memaddr + 2 + ((inst & 0xFF) << 2)) & ~3;
230
231
      /* We are not reading an instruction, so allow
232
         reads to extend beyond the next symbol.  */
233
5.74k
      info->stop_vma = 0;
234
5.74k
      status = info->read_memory_func (val, ibytes, 4, info);
235
5.74k
      if (status != 0)
236
816
        {
237
816
    info->memory_error_func (status, memaddr, info);
238
816
    break;
239
816
        }
240
241
4.92k
      if (info->endian == BFD_ENDIAN_LITTLE)
242
4.92k
        val = (((unsigned) ibytes[3] << 24) | (ibytes[2] << 16)
243
4.92k
         | (ibytes[1] << 8) | (ibytes[0]));
244
3
      else
245
3
        val = (((unsigned) ibytes[0] << 24) | (ibytes[1] << 16)
246
3
         | (ibytes[2] << 8) | (ibytes[3]));
247
248
      /* Removed [] around literal value to match ABI syntax 12/95.  */
249
4.92k
      (*print_func) (stream, "\t%s, 0x%X", grname[(inst >> 8) & 0xF], val);
250
251
4.92k
      if (val == 0)
252
393
        (*print_func) (stream, "\t// from address pool at 0x%x",
253
393
           (uint32_t) (memaddr + 2
254
393
           + ((inst & 0xFF) << 2)) & ~3);
255
4.92k
    }
256
0
    break;
257
258
1.83k
  case LJ:
259
1.83k
    {
260
1.83k
      uint32_t val;
261
262
1.83k
      val = (memaddr + 2 + ((inst & 0xFF) << 2)) & ~3;
263
264
      /* We are not reading an instruction, so allow
265
         reads to extend beyond the next symbol.  */
266
1.83k
      info->stop_vma = 0;
267
1.83k
      status = info->read_memory_func (val, ibytes, 4, info);
268
1.83k
      if (status != 0)
269
206
        {
270
206
    info->memory_error_func (status, memaddr, info);
271
206
    break;
272
206
        }
273
274
1.63k
      if (info->endian == BFD_ENDIAN_LITTLE)
275
1.63k
        val = (((unsigned) ibytes[3] << 24) | (ibytes[2] << 16)
276
1.63k
         | (ibytes[1] << 8) | (ibytes[0]));
277
0
      else
278
0
        val = (((unsigned) ibytes[0] << 24) | (ibytes[1] << 16)
279
0
         | (ibytes[2] << 8) | (ibytes[3]));
280
281
      /* Removed [] around literal value to match ABI syntax 12/95.  */
282
1.63k
      (*print_func) (stream, "\t0x%X", val);
283
      /* For jmpi/jsri, we'll try to get a symbol for the target.  */
284
1.63k
      if (info->print_address_func && val != 0)
285
1.47k
        {
286
1.47k
    (*print_func) (stream, "\t// ");
287
1.47k
    info->print_address_func (val, info);
288
1.47k
        }
289
160
      else
290
160
        {
291
160
    (*print_func) (stream, "\t// from address pool at 0x%x",
292
160
             (uint32_t) (memaddr + 2
293
160
             + ((inst & 0xFF) << 2)) & ~3);
294
160
        }
295
1.63k
    }
296
0
    break;
297
298
0
  case OPSR:
299
0
    {
300
0
      static char *fields[] = {
301
0
        "af", "ie",    "fe",    "fe,ie",
302
0
        "ee", "ee,ie", "ee,fe", "ee,fe,ie"
303
0
      };
304
305
0
      (*print_func) (stream, "\t%s", fields[inst & 0x7]);
306
0
    }
307
0
    break;
308
309
352
  default:
310
    /* If the disassembler lags the instruction set.  */
311
352
    (*print_func) (stream, "\tundecoded operands, inst is 0x%04x", inst);
312
352
    break;
313
118k
  }
314
118k
    }
315
316
  /* Say how many bytes we consumed.  */
317
136k
  return 2;
318
136k
}