Coverage Report

Created: 2020-05-23 13:54

/src/botan/src/lib/stream/chacha/chacha_avx2/chacha_avx2.cpp
Line
Count
Source (jump to first uncovered line)
1
/*
2
* (C) 2018 Jack Lloyd
3
*
4
* Botan is released under the Simplified BSD License (see license.txt)
5
*/
6
7
#include <botan/chacha.h>
8
#include <botan/internal/simd_avx2.h>
9
10
namespace Botan {
11
12
//static
13
BOTAN_FUNC_ISA("avx2")
14
void ChaCha::chacha_avx2_x8(uint8_t output[64*8], uint32_t state[16], size_t rounds)
15
44.7k
   {
16
44.7k
   SIMD_8x32::reset_registers();
17
44.7k
18
44.7k
   BOTAN_ASSERT(rounds % 2 == 0, "Valid rounds");
19
44.7k
   const SIMD_8x32 CTR0 = SIMD_8x32(0, 1, 2, 3, 4, 5, 6, 7);
20
44.7k
21
44.7k
   const uint32_t C = 0xFFFFFFFF - state[12];
22
44.7k
   const SIMD_8x32 CTR1 = SIMD_8x32(0, C < 1, C < 2, C < 3, C < 4, C < 5, C < 6, C < 7);
23
44.7k
24
44.7k
   SIMD_8x32 R00 = SIMD_8x32::splat(state[ 0]);
25
44.7k
   SIMD_8x32 R01 = SIMD_8x32::splat(state[ 1]);
26
44.7k
   SIMD_8x32 R02 = SIMD_8x32::splat(state[ 2]);
27
44.7k
   SIMD_8x32 R03 = SIMD_8x32::splat(state[ 3]);
28
44.7k
   SIMD_8x32 R04 = SIMD_8x32::splat(state[ 4]);
29
44.7k
   SIMD_8x32 R05 = SIMD_8x32::splat(state[ 5]);
30
44.7k
   SIMD_8x32 R06 = SIMD_8x32::splat(state[ 6]);
31
44.7k
   SIMD_8x32 R07 = SIMD_8x32::splat(state[ 7]);
32
44.7k
   SIMD_8x32 R08 = SIMD_8x32::splat(state[ 8]);
33
44.7k
   SIMD_8x32 R09 = SIMD_8x32::splat(state[ 9]);
34
44.7k
   SIMD_8x32 R10 = SIMD_8x32::splat(state[10]);
35
44.7k
   SIMD_8x32 R11 = SIMD_8x32::splat(state[11]);
36
44.7k
   SIMD_8x32 R12 = SIMD_8x32::splat(state[12]) + CTR0;
37
44.7k
   SIMD_8x32 R13 = SIMD_8x32::splat(state[13]) + CTR1;
38
44.7k
   SIMD_8x32 R14 = SIMD_8x32::splat(state[14]);
39
44.7k
   SIMD_8x32 R15 = SIMD_8x32::splat(state[15]);
40
44.7k
41
491k
   for(size_t r = 0; r != rounds / 2; ++r)
42
447k
      {
43
447k
      R00 += R04;
44
447k
      R01 += R05;
45
447k
      R02 += R06;
46
447k
      R03 += R07;
47
447k
48
447k
      R12 ^= R00;
49
447k
      R13 ^= R01;
50
447k
      R14 ^= R02;
51
447k
      R15 ^= R03;
52
447k
53
447k
      R12 = R12.rotl<16>();
54
447k
      R13 = R13.rotl<16>();
55
447k
      R14 = R14.rotl<16>();
56
447k
      R15 = R15.rotl<16>();
57
447k
58
447k
      R08 += R12;
59
447k
      R09 += R13;
60
447k
      R10 += R14;
61
447k
      R11 += R15;
62
447k
63
447k
      R04 ^= R08;
64
447k
      R05 ^= R09;
65
447k
      R06 ^= R10;
66
447k
      R07 ^= R11;
67
447k
68
447k
      R04 = R04.rotl<12>();
69
447k
      R05 = R05.rotl<12>();
70
447k
      R06 = R06.rotl<12>();
71
447k
      R07 = R07.rotl<12>();
72
447k
73
447k
      R00 += R04;
74
447k
      R01 += R05;
75
447k
      R02 += R06;
76
447k
      R03 += R07;
77
447k
78
447k
      R12 ^= R00;
79
447k
      R13 ^= R01;
80
447k
      R14 ^= R02;
81
447k
      R15 ^= R03;
82
447k
83
447k
      R12 = R12.rotl<8>();
84
447k
      R13 = R13.rotl<8>();
85
447k
      R14 = R14.rotl<8>();
86
447k
      R15 = R15.rotl<8>();
87
447k
88
447k
      R08 += R12;
89
447k
      R09 += R13;
90
447k
      R10 += R14;
91
447k
      R11 += R15;
92
447k
93
447k
      R04 ^= R08;
94
447k
      R05 ^= R09;
95
447k
      R06 ^= R10;
96
447k
      R07 ^= R11;
97
447k
98
447k
      R04 = R04.rotl<7>();
99
447k
      R05 = R05.rotl<7>();
100
447k
      R06 = R06.rotl<7>();
101
447k
      R07 = R07.rotl<7>();
102
447k
103
447k
      R00 += R05;
104
447k
      R01 += R06;
105
447k
      R02 += R07;
106
447k
      R03 += R04;
107
447k
108
447k
      R15 ^= R00;
109
447k
      R12 ^= R01;
110
447k
      R13 ^= R02;
111
447k
      R14 ^= R03;
112
447k
113
447k
      R15 = R15.rotl<16>();
114
447k
      R12 = R12.rotl<16>();
115
447k
      R13 = R13.rotl<16>();
116
447k
      R14 = R14.rotl<16>();
117
447k
118
447k
      R10 += R15;
119
447k
      R11 += R12;
120
447k
      R08 += R13;
121
447k
      R09 += R14;
122
447k
123
447k
      R05 ^= R10;
124
447k
      R06 ^= R11;
125
447k
      R07 ^= R08;
126
447k
      R04 ^= R09;
127
447k
128
447k
      R05 = R05.rotl<12>();
129
447k
      R06 = R06.rotl<12>();
130
447k
      R07 = R07.rotl<12>();
131
447k
      R04 = R04.rotl<12>();
132
447k
133
447k
      R00 += R05;
134
447k
      R01 += R06;
135
447k
      R02 += R07;
136
447k
      R03 += R04;
137
447k
138
447k
      R15 ^= R00;
139
447k
      R12 ^= R01;
140
447k
      R13 ^= R02;
141
447k
      R14 ^= R03;
142
447k
143
447k
      R15 = R15.rotl<8>();
144
447k
      R12 = R12.rotl<8>();
145
447k
      R13 = R13.rotl<8>();
146
447k
      R14 = R14.rotl<8>();
147
447k
148
447k
      R10 += R15;
149
447k
      R11 += R12;
150
447k
      R08 += R13;
151
447k
      R09 += R14;
152
447k
153
447k
      R05 ^= R10;
154
447k
      R06 ^= R11;
155
447k
      R07 ^= R08;
156
447k
      R04 ^= R09;
157
447k
158
447k
      R05 = R05.rotl<7>();
159
447k
      R06 = R06.rotl<7>();
160
447k
      R07 = R07.rotl<7>();
161
447k
      R04 = R04.rotl<7>();
162
447k
      }
163
44.7k
164
44.7k
   R00 += SIMD_8x32::splat(state[0]);
165
44.7k
   R01 += SIMD_8x32::splat(state[1]);
166
44.7k
   R02 += SIMD_8x32::splat(state[2]);
167
44.7k
   R03 += SIMD_8x32::splat(state[3]);
168
44.7k
   R04 += SIMD_8x32::splat(state[4]);
169
44.7k
   R05 += SIMD_8x32::splat(state[5]);
170
44.7k
   R06 += SIMD_8x32::splat(state[6]);
171
44.7k
   R07 += SIMD_8x32::splat(state[7]);
172
44.7k
   R08 += SIMD_8x32::splat(state[8]);
173
44.7k
   R09 += SIMD_8x32::splat(state[9]);
174
44.7k
   R10 += SIMD_8x32::splat(state[10]);
175
44.7k
   R11 += SIMD_8x32::splat(state[11]);
176
44.7k
   R12 += SIMD_8x32::splat(state[12]) + CTR0;
177
44.7k
   R13 += SIMD_8x32::splat(state[13]) + CTR1;
178
44.7k
   R14 += SIMD_8x32::splat(state[14]);
179
44.7k
   R15 += SIMD_8x32::splat(state[15]);
180
44.7k
181
44.7k
   SIMD_8x32::transpose(R00, R01, R02, R03, R04, R05, R06, R07);
182
44.7k
   SIMD_8x32::transpose(R08, R09, R10, R11, R12, R13, R14, R15);
183
44.7k
184
44.7k
   R00.store_le(output);
185
44.7k
   R08.store_le(output + 32*1);
186
44.7k
   R01.store_le(output + 32*2);
187
44.7k
   R09.store_le(output + 32*3);
188
44.7k
   R02.store_le(output + 32*4);
189
44.7k
   R10.store_le(output + 32*5);
190
44.7k
   R03.store_le(output + 32*6);
191
44.7k
   R11.store_le(output + 32*7);
192
44.7k
   R04.store_le(output + 32*8);
193
44.7k
   R12.store_le(output + 32*9);
194
44.7k
   R05.store_le(output + 32*10);
195
44.7k
   R13.store_le(output + 32*11);
196
44.7k
   R06.store_le(output + 32*12);
197
44.7k
   R14.store_le(output + 32*13);
198
44.7k
   R07.store_le(output + 32*14);
199
44.7k
   R15.store_le(output + 32*15);
200
44.7k
201
44.7k
   SIMD_8x32::zero_registers();
202
44.7k
203
44.7k
   state[12] += 8;
204
44.7k
   if(state[12] < 8)
205
0
      state[13]++;
206
44.7k
   }
207
}