Coverage Report

Created: 2020-11-21 08:34

/src/botan/src/lib/stream/chacha/chacha_avx2/chacha_avx2.cpp
Line
Count
Source (jump to first uncovered line)
1
/*
2
* (C) 2018 Jack Lloyd
3
*
4
* Botan is released under the Simplified BSD License (see license.txt)
5
*/
6
7
#include <botan/internal/chacha.h>
8
#include <botan/internal/simd_avx2.h>
9
10
namespace Botan {
11
12
//static
13
BOTAN_FUNC_ISA("avx2")
14
void ChaCha::chacha_avx2_x8(uint8_t output[64*8], uint32_t state[16], size_t rounds)
15
58.0k
   {
16
58.0k
   SIMD_8x32::reset_registers();
17
18
58.0k
   BOTAN_ASSERT(rounds % 2 == 0, "Valid rounds");
19
58.0k
   const SIMD_8x32 CTR0 = SIMD_8x32(0, 1, 2, 3, 4, 5, 6, 7);
20
21
58.0k
   const uint32_t C = 0xFFFFFFFF - state[12];
22
58.0k
   const SIMD_8x32 CTR1 = SIMD_8x32(0, C < 1, C < 2, C < 3, C < 4, C < 5, C < 6, C < 7);
23
24
58.0k
   SIMD_8x32 R00 = SIMD_8x32::splat(state[ 0]);
25
58.0k
   SIMD_8x32 R01 = SIMD_8x32::splat(state[ 1]);
26
58.0k
   SIMD_8x32 R02 = SIMD_8x32::splat(state[ 2]);
27
58.0k
   SIMD_8x32 R03 = SIMD_8x32::splat(state[ 3]);
28
58.0k
   SIMD_8x32 R04 = SIMD_8x32::splat(state[ 4]);
29
58.0k
   SIMD_8x32 R05 = SIMD_8x32::splat(state[ 5]);
30
58.0k
   SIMD_8x32 R06 = SIMD_8x32::splat(state[ 6]);
31
58.0k
   SIMD_8x32 R07 = SIMD_8x32::splat(state[ 7]);
32
58.0k
   SIMD_8x32 R08 = SIMD_8x32::splat(state[ 8]);
33
58.0k
   SIMD_8x32 R09 = SIMD_8x32::splat(state[ 9]);
34
58.0k
   SIMD_8x32 R10 = SIMD_8x32::splat(state[10]);
35
58.0k
   SIMD_8x32 R11 = SIMD_8x32::splat(state[11]);
36
58.0k
   SIMD_8x32 R12 = SIMD_8x32::splat(state[12]) + CTR0;
37
58.0k
   SIMD_8x32 R13 = SIMD_8x32::splat(state[13]) + CTR1;
38
58.0k
   SIMD_8x32 R14 = SIMD_8x32::splat(state[14]);
39
58.0k
   SIMD_8x32 R15 = SIMD_8x32::splat(state[15]);
40
41
638k
   for(size_t r = 0; r != rounds / 2; ++r)
42
580k
      {
43
580k
      R00 += R04;
44
580k
      R01 += R05;
45
580k
      R02 += R06;
46
580k
      R03 += R07;
47
48
580k
      R12 ^= R00;
49
580k
      R13 ^= R01;
50
580k
      R14 ^= R02;
51
580k
      R15 ^= R03;
52
53
580k
      R12 = R12.rotl<16>();
54
580k
      R13 = R13.rotl<16>();
55
580k
      R14 = R14.rotl<16>();
56
580k
      R15 = R15.rotl<16>();
57
58
580k
      R08 += R12;
59
580k
      R09 += R13;
60
580k
      R10 += R14;
61
580k
      R11 += R15;
62
63
580k
      R04 ^= R08;
64
580k
      R05 ^= R09;
65
580k
      R06 ^= R10;
66
580k
      R07 ^= R11;
67
68
580k
      R04 = R04.rotl<12>();
69
580k
      R05 = R05.rotl<12>();
70
580k
      R06 = R06.rotl<12>();
71
580k
      R07 = R07.rotl<12>();
72
73
580k
      R00 += R04;
74
580k
      R01 += R05;
75
580k
      R02 += R06;
76
580k
      R03 += R07;
77
78
580k
      R12 ^= R00;
79
580k
      R13 ^= R01;
80
580k
      R14 ^= R02;
81
580k
      R15 ^= R03;
82
83
580k
      R12 = R12.rotl<8>();
84
580k
      R13 = R13.rotl<8>();
85
580k
      R14 = R14.rotl<8>();
86
580k
      R15 = R15.rotl<8>();
87
88
580k
      R08 += R12;
89
580k
      R09 += R13;
90
580k
      R10 += R14;
91
580k
      R11 += R15;
92
93
580k
      R04 ^= R08;
94
580k
      R05 ^= R09;
95
580k
      R06 ^= R10;
96
580k
      R07 ^= R11;
97
98
580k
      R04 = R04.rotl<7>();
99
580k
      R05 = R05.rotl<7>();
100
580k
      R06 = R06.rotl<7>();
101
580k
      R07 = R07.rotl<7>();
102
103
580k
      R00 += R05;
104
580k
      R01 += R06;
105
580k
      R02 += R07;
106
580k
      R03 += R04;
107
108
580k
      R15 ^= R00;
109
580k
      R12 ^= R01;
110
580k
      R13 ^= R02;
111
580k
      R14 ^= R03;
112
113
580k
      R15 = R15.rotl<16>();
114
580k
      R12 = R12.rotl<16>();
115
580k
      R13 = R13.rotl<16>();
116
580k
      R14 = R14.rotl<16>();
117
118
580k
      R10 += R15;
119
580k
      R11 += R12;
120
580k
      R08 += R13;
121
580k
      R09 += R14;
122
123
580k
      R05 ^= R10;
124
580k
      R06 ^= R11;
125
580k
      R07 ^= R08;
126
580k
      R04 ^= R09;
127
128
580k
      R05 = R05.rotl<12>();
129
580k
      R06 = R06.rotl<12>();
130
580k
      R07 = R07.rotl<12>();
131
580k
      R04 = R04.rotl<12>();
132
133
580k
      R00 += R05;
134
580k
      R01 += R06;
135
580k
      R02 += R07;
136
580k
      R03 += R04;
137
138
580k
      R15 ^= R00;
139
580k
      R12 ^= R01;
140
580k
      R13 ^= R02;
141
580k
      R14 ^= R03;
142
143
580k
      R15 = R15.rotl<8>();
144
580k
      R12 = R12.rotl<8>();
145
580k
      R13 = R13.rotl<8>();
146
580k
      R14 = R14.rotl<8>();
147
148
580k
      R10 += R15;
149
580k
      R11 += R12;
150
580k
      R08 += R13;
151
580k
      R09 += R14;
152
153
580k
      R05 ^= R10;
154
580k
      R06 ^= R11;
155
580k
      R07 ^= R08;
156
580k
      R04 ^= R09;
157
158
580k
      R05 = R05.rotl<7>();
159
580k
      R06 = R06.rotl<7>();
160
580k
      R07 = R07.rotl<7>();
161
580k
      R04 = R04.rotl<7>();
162
580k
      }
163
164
58.0k
   R00 += SIMD_8x32::splat(state[0]);
165
58.0k
   R01 += SIMD_8x32::splat(state[1]);
166
58.0k
   R02 += SIMD_8x32::splat(state[2]);
167
58.0k
   R03 += SIMD_8x32::splat(state[3]);
168
58.0k
   R04 += SIMD_8x32::splat(state[4]);
169
58.0k
   R05 += SIMD_8x32::splat(state[5]);
170
58.0k
   R06 += SIMD_8x32::splat(state[6]);
171
58.0k
   R07 += SIMD_8x32::splat(state[7]);
172
58.0k
   R08 += SIMD_8x32::splat(state[8]);
173
58.0k
   R09 += SIMD_8x32::splat(state[9]);
174
58.0k
   R10 += SIMD_8x32::splat(state[10]);
175
58.0k
   R11 += SIMD_8x32::splat(state[11]);
176
58.0k
   R12 += SIMD_8x32::splat(state[12]) + CTR0;
177
58.0k
   R13 += SIMD_8x32::splat(state[13]) + CTR1;
178
58.0k
   R14 += SIMD_8x32::splat(state[14]);
179
58.0k
   R15 += SIMD_8x32::splat(state[15]);
180
181
58.0k
   SIMD_8x32::transpose(R00, R01, R02, R03, R04, R05, R06, R07);
182
58.0k
   SIMD_8x32::transpose(R08, R09, R10, R11, R12, R13, R14, R15);
183
184
58.0k
   R00.store_le(output);
185
58.0k
   R08.store_le(output + 32*1);
186
58.0k
   R01.store_le(output + 32*2);
187
58.0k
   R09.store_le(output + 32*3);
188
58.0k
   R02.store_le(output + 32*4);
189
58.0k
   R10.store_le(output + 32*5);
190
58.0k
   R03.store_le(output + 32*6);
191
58.0k
   R11.store_le(output + 32*7);
192
58.0k
   R04.store_le(output + 32*8);
193
58.0k
   R12.store_le(output + 32*9);
194
58.0k
   R05.store_le(output + 32*10);
195
58.0k
   R13.store_le(output + 32*11);
196
58.0k
   R06.store_le(output + 32*12);
197
58.0k
   R14.store_le(output + 32*13);
198
58.0k
   R07.store_le(output + 32*14);
199
58.0k
   R15.store_le(output + 32*15);
200
201
58.0k
   SIMD_8x32::zero_registers();
202
203
58.0k
   state[12] += 8;
204
58.0k
   if(state[12] < 8)
205
0
      state[13]++;
206
58.0k
   }
207
}