Coverage Report

Created: 2021-02-21 07:20

/src/botan/src/lib/stream/chacha/chacha_avx2/chacha_avx2.cpp
Line
Count
Source (jump to first uncovered line)
1
/*
2
* (C) 2018 Jack Lloyd
3
*
4
* Botan is released under the Simplified BSD License (see license.txt)
5
*/
6
7
#include <botan/internal/chacha.h>
8
#include <botan/internal/simd_avx2.h>
9
10
namespace Botan {
11
12
//static
13
BOTAN_FUNC_ISA("avx2")
14
void ChaCha::chacha_avx2_x8(uint8_t output[64*8], uint32_t state[16], size_t rounds)
15
43.8k
   {
16
43.8k
   SIMD_8x32::reset_registers();
17
18
43.8k
   BOTAN_ASSERT(rounds % 2 == 0, "Valid rounds");
19
43.8k
   const SIMD_8x32 CTR0 = SIMD_8x32(0, 1, 2, 3, 4, 5, 6, 7);
20
21
43.8k
   const uint32_t C = 0xFFFFFFFF - state[12];
22
43.8k
   const SIMD_8x32 CTR1 = SIMD_8x32(0, C < 1, C < 2, C < 3, C < 4, C < 5, C < 6, C < 7);
23
24
43.8k
   SIMD_8x32 R00 = SIMD_8x32::splat(state[ 0]);
25
43.8k
   SIMD_8x32 R01 = SIMD_8x32::splat(state[ 1]);
26
43.8k
   SIMD_8x32 R02 = SIMD_8x32::splat(state[ 2]);
27
43.8k
   SIMD_8x32 R03 = SIMD_8x32::splat(state[ 3]);
28
43.8k
   SIMD_8x32 R04 = SIMD_8x32::splat(state[ 4]);
29
43.8k
   SIMD_8x32 R05 = SIMD_8x32::splat(state[ 5]);
30
43.8k
   SIMD_8x32 R06 = SIMD_8x32::splat(state[ 6]);
31
43.8k
   SIMD_8x32 R07 = SIMD_8x32::splat(state[ 7]);
32
43.8k
   SIMD_8x32 R08 = SIMD_8x32::splat(state[ 8]);
33
43.8k
   SIMD_8x32 R09 = SIMD_8x32::splat(state[ 9]);
34
43.8k
   SIMD_8x32 R10 = SIMD_8x32::splat(state[10]);
35
43.8k
   SIMD_8x32 R11 = SIMD_8x32::splat(state[11]);
36
43.8k
   SIMD_8x32 R12 = SIMD_8x32::splat(state[12]) + CTR0;
37
43.8k
   SIMD_8x32 R13 = SIMD_8x32::splat(state[13]) + CTR1;
38
43.8k
   SIMD_8x32 R14 = SIMD_8x32::splat(state[14]);
39
43.8k
   SIMD_8x32 R15 = SIMD_8x32::splat(state[15]);
40
41
482k
   for(size_t r = 0; r != rounds / 2; ++r)
42
438k
      {
43
438k
      R00 += R04;
44
438k
      R01 += R05;
45
438k
      R02 += R06;
46
438k
      R03 += R07;
47
48
438k
      R12 ^= R00;
49
438k
      R13 ^= R01;
50
438k
      R14 ^= R02;
51
438k
      R15 ^= R03;
52
53
438k
      R12 = R12.rotl<16>();
54
438k
      R13 = R13.rotl<16>();
55
438k
      R14 = R14.rotl<16>();
56
438k
      R15 = R15.rotl<16>();
57
58
438k
      R08 += R12;
59
438k
      R09 += R13;
60
438k
      R10 += R14;
61
438k
      R11 += R15;
62
63
438k
      R04 ^= R08;
64
438k
      R05 ^= R09;
65
438k
      R06 ^= R10;
66
438k
      R07 ^= R11;
67
68
438k
      R04 = R04.rotl<12>();
69
438k
      R05 = R05.rotl<12>();
70
438k
      R06 = R06.rotl<12>();
71
438k
      R07 = R07.rotl<12>();
72
73
438k
      R00 += R04;
74
438k
      R01 += R05;
75
438k
      R02 += R06;
76
438k
      R03 += R07;
77
78
438k
      R12 ^= R00;
79
438k
      R13 ^= R01;
80
438k
      R14 ^= R02;
81
438k
      R15 ^= R03;
82
83
438k
      R12 = R12.rotl<8>();
84
438k
      R13 = R13.rotl<8>();
85
438k
      R14 = R14.rotl<8>();
86
438k
      R15 = R15.rotl<8>();
87
88
438k
      R08 += R12;
89
438k
      R09 += R13;
90
438k
      R10 += R14;
91
438k
      R11 += R15;
92
93
438k
      R04 ^= R08;
94
438k
      R05 ^= R09;
95
438k
      R06 ^= R10;
96
438k
      R07 ^= R11;
97
98
438k
      R04 = R04.rotl<7>();
99
438k
      R05 = R05.rotl<7>();
100
438k
      R06 = R06.rotl<7>();
101
438k
      R07 = R07.rotl<7>();
102
103
438k
      R00 += R05;
104
438k
      R01 += R06;
105
438k
      R02 += R07;
106
438k
      R03 += R04;
107
108
438k
      R15 ^= R00;
109
438k
      R12 ^= R01;
110
438k
      R13 ^= R02;
111
438k
      R14 ^= R03;
112
113
438k
      R15 = R15.rotl<16>();
114
438k
      R12 = R12.rotl<16>();
115
438k
      R13 = R13.rotl<16>();
116
438k
      R14 = R14.rotl<16>();
117
118
438k
      R10 += R15;
119
438k
      R11 += R12;
120
438k
      R08 += R13;
121
438k
      R09 += R14;
122
123
438k
      R05 ^= R10;
124
438k
      R06 ^= R11;
125
438k
      R07 ^= R08;
126
438k
      R04 ^= R09;
127
128
438k
      R05 = R05.rotl<12>();
129
438k
      R06 = R06.rotl<12>();
130
438k
      R07 = R07.rotl<12>();
131
438k
      R04 = R04.rotl<12>();
132
133
438k
      R00 += R05;
134
438k
      R01 += R06;
135
438k
      R02 += R07;
136
438k
      R03 += R04;
137
138
438k
      R15 ^= R00;
139
438k
      R12 ^= R01;
140
438k
      R13 ^= R02;
141
438k
      R14 ^= R03;
142
143
438k
      R15 = R15.rotl<8>();
144
438k
      R12 = R12.rotl<8>();
145
438k
      R13 = R13.rotl<8>();
146
438k
      R14 = R14.rotl<8>();
147
148
438k
      R10 += R15;
149
438k
      R11 += R12;
150
438k
      R08 += R13;
151
438k
      R09 += R14;
152
153
438k
      R05 ^= R10;
154
438k
      R06 ^= R11;
155
438k
      R07 ^= R08;
156
438k
      R04 ^= R09;
157
158
438k
      R05 = R05.rotl<7>();
159
438k
      R06 = R06.rotl<7>();
160
438k
      R07 = R07.rotl<7>();
161
438k
      R04 = R04.rotl<7>();
162
438k
      }
163
164
43.8k
   R00 += SIMD_8x32::splat(state[0]);
165
43.8k
   R01 += SIMD_8x32::splat(state[1]);
166
43.8k
   R02 += SIMD_8x32::splat(state[2]);
167
43.8k
   R03 += SIMD_8x32::splat(state[3]);
168
43.8k
   R04 += SIMD_8x32::splat(state[4]);
169
43.8k
   R05 += SIMD_8x32::splat(state[5]);
170
43.8k
   R06 += SIMD_8x32::splat(state[6]);
171
43.8k
   R07 += SIMD_8x32::splat(state[7]);
172
43.8k
   R08 += SIMD_8x32::splat(state[8]);
173
43.8k
   R09 += SIMD_8x32::splat(state[9]);
174
43.8k
   R10 += SIMD_8x32::splat(state[10]);
175
43.8k
   R11 += SIMD_8x32::splat(state[11]);
176
43.8k
   R12 += SIMD_8x32::splat(state[12]) + CTR0;
177
43.8k
   R13 += SIMD_8x32::splat(state[13]) + CTR1;
178
43.8k
   R14 += SIMD_8x32::splat(state[14]);
179
43.8k
   R15 += SIMD_8x32::splat(state[15]);
180
181
43.8k
   SIMD_8x32::transpose(R00, R01, R02, R03, R04, R05, R06, R07);
182
43.8k
   SIMD_8x32::transpose(R08, R09, R10, R11, R12, R13, R14, R15);
183
184
43.8k
   R00.store_le(output);
185
43.8k
   R08.store_le(output + 32*1);
186
43.8k
   R01.store_le(output + 32*2);
187
43.8k
   R09.store_le(output + 32*3);
188
43.8k
   R02.store_le(output + 32*4);
189
43.8k
   R10.store_le(output + 32*5);
190
43.8k
   R03.store_le(output + 32*6);
191
43.8k
   R11.store_le(output + 32*7);
192
43.8k
   R04.store_le(output + 32*8);
193
43.8k
   R12.store_le(output + 32*9);
194
43.8k
   R05.store_le(output + 32*10);
195
43.8k
   R13.store_le(output + 32*11);
196
43.8k
   R06.store_le(output + 32*12);
197
43.8k
   R14.store_le(output + 32*13);
198
43.8k
   R07.store_le(output + 32*14);
199
43.8k
   R15.store_le(output + 32*15);
200
201
43.8k
   SIMD_8x32::zero_registers();
202
203
43.8k
   state[12] += 8;
204
43.8k
   if(state[12] < 8)
205
0
      state[13]++;
206
43.8k
   }
207
}