/src/capstonenext/include/capstone/aarch64.h
Line | Count | Source |
1 | | #ifndef CAPSTONE_AARCH64_H |
2 | | #define CAPSTONE_AARCH64_H |
3 | | |
4 | | /* Capstone Disassembly Engine */ |
5 | | /* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2015 */ |
6 | | |
7 | | #ifdef __cplusplus |
8 | | extern "C" { |
9 | | #endif |
10 | | |
11 | | #include "cs_operand.h" |
12 | | #include "platform.h" |
13 | | |
14 | | #include <assert.h> |
15 | | |
16 | | #ifdef _MSC_VER |
17 | | #pragma warning(disable : 4201) |
18 | | #endif |
19 | | |
20 | | /// AArch64 shift type |
21 | | /// Those values do not correspond to the bit values encoded |
22 | | /// in the instruction. |
23 | | typedef enum aarch64_shifter { |
24 | | AARCH64_SFT_INVALID = 0, |
25 | | AARCH64_SFT_LSL = 1, |
26 | | AARCH64_SFT_MSL = 2, |
27 | | AARCH64_SFT_LSR = 3, |
28 | | AARCH64_SFT_ASR = 4, |
29 | | AARCH64_SFT_ROR = 5, |
30 | | AARCH64_SFT_LSL_REG = 6, |
31 | | AARCH64_SFT_MSL_REG = 7, |
32 | | AARCH64_SFT_LSR_REG = 8, |
33 | | AARCH64_SFT_ASR_REG = 9, |
34 | | AARCH64_SFT_ROR_REG = 10, |
35 | | } aarch64_shifter; |
36 | | |
37 | | /// AArch64 extender type |
38 | | typedef enum aarch64_extender { |
39 | | AARCH64_EXT_INVALID = 0, |
40 | | AARCH64_EXT_UXTB = 1, |
41 | | AARCH64_EXT_UXTH = 2, |
42 | | AARCH64_EXT_UXTW = 3, |
43 | | AARCH64_EXT_UXTX = 4, |
44 | | AARCH64_EXT_SXTB = 5, |
45 | | AARCH64_EXT_SXTH = 6, |
46 | | AARCH64_EXT_SXTW = 7, |
47 | | AARCH64_EXT_SXTX = 8, |
48 | | } aarch64_extender; |
49 | | |
50 | | // Moved from AArch64BaseInfo.h and modified |
51 | | // With extension of Q |
52 | | typedef enum VectorLayout { |
53 | | AARCH64LAYOUT_INVALID = 0, |
54 | | // Bare layout for the 128-bit vector |
55 | | // (only show ".b", ".h", ".s", ".d" without vector number) |
56 | | AARCH64LAYOUT_VL_B = 8, |
57 | | AARCH64LAYOUT_VL_H = 16, |
58 | | AARCH64LAYOUT_VL_S = 32, |
59 | | AARCH64LAYOUT_VL_D = 64, |
60 | | AARCH64LAYOUT_VL_Q = 128, |
61 | | |
62 | | AARCH64LAYOUT_VL_4B = (4 << 8) | AARCH64LAYOUT_VL_B, |
63 | | AARCH64LAYOUT_VL_2H = (2 << 8) | AARCH64LAYOUT_VL_H, |
64 | | AARCH64LAYOUT_VL_1S = (1 << 8) | AARCH64LAYOUT_VL_S, |
65 | | |
66 | | AARCH64LAYOUT_VL_8B = (8 << 8) | AARCH64LAYOUT_VL_B, |
67 | | AARCH64LAYOUT_VL_4H = (4 << 8) | AARCH64LAYOUT_VL_H, |
68 | | AARCH64LAYOUT_VL_2S = (2 << 8) | AARCH64LAYOUT_VL_S, |
69 | | AARCH64LAYOUT_VL_1D = (1 << 8) | AARCH64LAYOUT_VL_D, |
70 | | |
71 | | AARCH64LAYOUT_VL_16B = (16 << 8) | AARCH64LAYOUT_VL_B, |
72 | | AARCH64LAYOUT_VL_8H = (8 << 8) | AARCH64LAYOUT_VL_H, |
73 | | AARCH64LAYOUT_VL_4S = (4 << 8) | AARCH64LAYOUT_VL_S, |
74 | | AARCH64LAYOUT_VL_2D = (2 << 8) | AARCH64LAYOUT_VL_D, |
75 | | AARCH64LAYOUT_VL_1Q = (1 << 8) | AARCH64LAYOUT_VL_Q, |
76 | | |
77 | | AARCH64LAYOUT_VL_64B = (64 << 8) | AARCH64LAYOUT_VL_B, |
78 | | AARCH64LAYOUT_VL_32H = (32 << 8) | AARCH64LAYOUT_VL_H, |
79 | | AARCH64LAYOUT_VL_16S = (16 << 8) | AARCH64LAYOUT_VL_S, |
80 | | AARCH64LAYOUT_VL_8D = (8 << 8) | AARCH64LAYOUT_VL_D, |
81 | | |
82 | | AARCH64LAYOUT_VL_COMPLETE, ///< Indicates that the complete matrix is used. |
83 | | } AArch64Layout_VectorLayout; |
84 | | |
85 | | // begin namespace AArch64CC |
86 | | |
87 | | // Moved from AArch64BaseInfo.h |
88 | | // The CondCodes constants map directly to the 4-bit encoding of the condition |
89 | | // field for predicated instructions. |
90 | | typedef enum AArch64CondCode { // Meaning (integer) Meaning (floating-point) |
91 | | AArch64CC_EQ = 0x0, // Equal Equal |
92 | | AArch64CC_NE = 0x1, // Not equal, or unordered |
93 | | AArch64CC_HS = 0x2, // Unsigned higher or same >, ==, or unordered |
94 | | AArch64CC_LO = 0x3, // Unsigned lower Less than |
95 | | AArch64CC_MI = 0x4, // Minus, negative Less than |
96 | | AArch64CC_PL = 0x5, // Plus, positive or zero >, ==, or unordered |
97 | | AArch64CC_VS = 0x6, // Overflow Unordered |
98 | | AArch64CC_VC = 0x7, // No overflow Not unordered |
99 | | /// Unsigned higher Greater than, or unordered |
100 | | AArch64CC_HI = 0x8, |
101 | | AArch64CC_LS = 0x9, // Unsigned lower or same Less than or equal |
102 | | AArch64CC_GE = 0xa, // Greater than or equal Greater than or equal |
103 | | AArch64CC_LT = 0xb, // Less than, or unordered |
104 | | AArch64CC_GT = 0xc, // Greater than Greater than |
105 | | AArch64CC_LE = 0xd, // Less than or equal <, ==, or unordered |
106 | | AArch64CC_AL = 0xe, // Always (unconditional) Always (unconditional) |
107 | | AArch64CC_NV = 0xf, // Always (unconditional) Always (unconditional) |
108 | | // Note the NV exists purely to disassemble 0b1111. Execution is "always". |
109 | | AArch64CC_Invalid, |
110 | | |
111 | | // Common aliases used for SVE. |
112 | | AArch64CC_ANY_ACTIVE = AArch64CC_NE, // (!Z) |
113 | | AArch64CC_FIRST_ACTIVE = AArch64CC_MI, // ( N) |
114 | | AArch64CC_LAST_ACTIVE = AArch64CC_LO, // (!C) |
115 | | AArch64CC_NONE_ACTIVE = AArch64CC_EQ, // ( Z) |
116 | | } AArch64CC_CondCode; |
117 | | |
118 | | inline static const char *AArch64CC_getCondCodeName(AArch64CC_CondCode Code) |
119 | 3.74k | { |
120 | 3.74k | switch (Code) { |
121 | 0 | default: |
122 | 0 | assert(0 && "Unknown condition code"); |
123 | 255 | case AArch64CC_EQ: |
124 | 255 | return "eq"; |
125 | 146 | case AArch64CC_NE: |
126 | 146 | return "ne"; |
127 | 497 | case AArch64CC_HS: |
128 | 497 | return "hs"; |
129 | 81 | case AArch64CC_LO: |
130 | 81 | return "lo"; |
131 | 477 | case AArch64CC_MI: |
132 | 477 | return "mi"; |
133 | 82 | case AArch64CC_PL: |
134 | 82 | return "pl"; |
135 | 128 | case AArch64CC_VS: |
136 | 128 | return "vs"; |
137 | 104 | case AArch64CC_VC: |
138 | 104 | return "vc"; |
139 | 712 | case AArch64CC_HI: |
140 | 712 | return "hi"; |
141 | 24 | case AArch64CC_LS: |
142 | 24 | return "ls"; |
143 | 86 | case AArch64CC_GE: |
144 | 86 | return "ge"; |
145 | 37 | case AArch64CC_LT: |
146 | 37 | return "lt"; |
147 | 237 | case AArch64CC_GT: |
148 | 237 | return "gt"; |
149 | 536 | case AArch64CC_LE: |
150 | 536 | return "le"; |
151 | 54 | case AArch64CC_AL: |
152 | 54 | return "al"; |
153 | 286 | case AArch64CC_NV: |
154 | 286 | return "nv"; |
155 | 3.74k | } |
156 | 3.74k | } Unexecuted instantiation: fuzz_disasm.c:AArch64CC_getCondCodeName Unexecuted instantiation: platform.c:AArch64CC_getCondCodeName Unexecuted instantiation: cs.c:AArch64CC_getCondCodeName Unexecuted instantiation: MCInst.c:AArch64CC_getCondCodeName Unexecuted instantiation: SStream.c:AArch64CC_getCondCodeName Unexecuted instantiation: utils.c:AArch64CC_getCondCodeName Unexecuted instantiation: ARMModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: AArch64Module.c:AArch64CC_getCondCodeName Unexecuted instantiation: MipsModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: PPCModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: X86Module.c:AArch64CC_getCondCodeName Unexecuted instantiation: X86ATTInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: SparcModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: SystemZModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: XCoreModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: M68KModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: TMS320C64xModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: M680XModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: EVMModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: WASMModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: MOS65XXModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: MOS65XXDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: BPFModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: RISCVModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: SHModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: TriCoreModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: AlphaModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: HPPAModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: LoongArchModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: XtensaModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: ARCModule.c:AArch64CC_getCondCodeName Unexecuted instantiation: ARMMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: AArch64Mapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: MipsMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: PPCMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: X86Disassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: X86DisassemblerDecoder.c:AArch64CC_getCondCodeName Unexecuted instantiation: X86IntelInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: X86InstPrinterCommon.c:AArch64CC_getCondCodeName Unexecuted instantiation: X86Mapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: SparcMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: SystemZMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: XCoreDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: XCoreInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: XCoreMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: M68KDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: M68KInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: TMS320C64xDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: TMS320C64xInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: TMS320C64xMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: M680XDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: M680XInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: EVMDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: EVMInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: EVMMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: WASMDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: WASMInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: WASMMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: BPFDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: BPFInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: BPFMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: RISCVDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: RISCVInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: RISCVMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: SHDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: SHInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: TriCoreDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: TriCoreMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: AlphaDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: AlphaMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: HPPADisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: HPPAInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: HPPAMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: LoongArchMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: XtensaMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: ARCMapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: Mapping.c:AArch64CC_getCondCodeName Unexecuted instantiation: ARMBaseInfo.c:AArch64CC_getCondCodeName Unexecuted instantiation: ARMDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: ARMDisassemblerExtension.c:AArch64CC_getCondCodeName Unexecuted instantiation: ARMInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: AArch64BaseInfo.c:AArch64CC_getCondCodeName Unexecuted instantiation: AArch64Disassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: AArch64DisassemblerExtension.c:AArch64CC_getCondCodeName AArch64InstPrinter.c:AArch64CC_getCondCodeName Line | Count | Source | 119 | 3.74k | { | 120 | 3.74k | switch (Code) { | 121 | 0 | default: | 122 | 0 | assert(0 && "Unknown condition code"); | 123 | 255 | case AArch64CC_EQ: | 124 | 255 | return "eq"; | 125 | 146 | case AArch64CC_NE: | 126 | 146 | return "ne"; | 127 | 497 | case AArch64CC_HS: | 128 | 497 | return "hs"; | 129 | 81 | case AArch64CC_LO: | 130 | 81 | return "lo"; | 131 | 477 | case AArch64CC_MI: | 132 | 477 | return "mi"; | 133 | 82 | case AArch64CC_PL: | 134 | 82 | return "pl"; | 135 | 128 | case AArch64CC_VS: | 136 | 128 | return "vs"; | 137 | 104 | case AArch64CC_VC: | 138 | 104 | return "vc"; | 139 | 712 | case AArch64CC_HI: | 140 | 712 | return "hi"; | 141 | 24 | case AArch64CC_LS: | 142 | 24 | return "ls"; | 143 | 86 | case AArch64CC_GE: | 144 | 86 | return "ge"; | 145 | 37 | case AArch64CC_LT: | 146 | 37 | return "lt"; | 147 | 237 | case AArch64CC_GT: | 148 | 237 | return "gt"; | 149 | 536 | case AArch64CC_LE: | 150 | 536 | return "le"; | 151 | 54 | case AArch64CC_AL: | 152 | 54 | return "al"; | 153 | 286 | case AArch64CC_NV: | 154 | 286 | return "nv"; | 155 | 3.74k | } | 156 | 3.74k | } |
Unexecuted instantiation: MipsDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: MipsInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: PPCDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: PPCInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: SparcDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: SparcDisassemblerExtension.c:AArch64CC_getCondCodeName Unexecuted instantiation: SparcInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: SystemZDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: SystemZDisassemblerExtension.c:AArch64CC_getCondCodeName Unexecuted instantiation: SystemZInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: SystemZMCTargetDesc.c:AArch64CC_getCondCodeName Unexecuted instantiation: TriCoreInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: AlphaInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: LoongArchDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: LoongArchDisassemblerExtension.c:AArch64CC_getCondCodeName Unexecuted instantiation: LoongArchInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: XtensaDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: XtensaInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: ARCDisassembler.c:AArch64CC_getCondCodeName Unexecuted instantiation: ARCInstPrinter.c:AArch64CC_getCondCodeName Unexecuted instantiation: MCInstPrinter.c:AArch64CC_getCondCodeName |
157 | | |
158 | | inline static AArch64CC_CondCode |
159 | | AArch64CC_getInvertedCondCode(AArch64CC_CondCode Code) |
160 | 2.02k | { |
161 | | // To reverse a condition it's necessary to only invert the low bit: |
162 | | |
163 | 2.02k | return (AArch64CC_CondCode)((unsigned)(Code) ^ 0x1); |
164 | 2.02k | } Unexecuted instantiation: fuzz_disasm.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: platform.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: cs.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: MCInst.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SStream.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: utils.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: ARMModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: AArch64Module.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: MipsModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: PPCModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: X86Module.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: X86ATTInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SparcModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SystemZModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: XCoreModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: M68KModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: TMS320C64xModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: M680XModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: EVMModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: WASMModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: MOS65XXModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: MOS65XXDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: BPFModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: RISCVModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SHModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: TriCoreModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: AlphaModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: HPPAModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: LoongArchModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: XtensaModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: ARCModule.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: ARMMapping.c:AArch64CC_getInvertedCondCode AArch64Mapping.c:AArch64CC_getInvertedCondCode Line | Count | Source | 160 | 1.01k | { | 161 | | // To reverse a condition it's necessary to only invert the low bit: | 162 | | | 163 | 1.01k | return (AArch64CC_CondCode)((unsigned)(Code) ^ 0x1); | 164 | 1.01k | } |
Unexecuted instantiation: MipsMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: PPCMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: X86Disassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: X86DisassemblerDecoder.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: X86IntelInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: X86InstPrinterCommon.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: X86Mapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SparcMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SystemZMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: XCoreDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: XCoreInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: XCoreMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: M68KDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: M68KInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: TMS320C64xDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: TMS320C64xInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: TMS320C64xMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: M680XDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: M680XInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: EVMDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: EVMInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: EVMMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: WASMDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: WASMInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: WASMMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: BPFDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: BPFInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: BPFMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: RISCVDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: RISCVInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: RISCVMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SHDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SHInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: TriCoreDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: TriCoreMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: AlphaDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: AlphaMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: HPPADisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: HPPAInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: HPPAMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: LoongArchMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: XtensaMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: ARCMapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: Mapping.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: ARMBaseInfo.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: ARMDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: ARMDisassemblerExtension.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: ARMInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: AArch64BaseInfo.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: AArch64Disassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: AArch64DisassemblerExtension.c:AArch64CC_getInvertedCondCode AArch64InstPrinter.c:AArch64CC_getInvertedCondCode Line | Count | Source | 160 | 1.01k | { | 161 | | // To reverse a condition it's necessary to only invert the low bit: | 162 | | | 163 | 1.01k | return (AArch64CC_CondCode)((unsigned)(Code) ^ 0x1); | 164 | 1.01k | } |
Unexecuted instantiation: MipsDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: MipsInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: PPCDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: PPCInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SparcDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SparcDisassemblerExtension.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SparcInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SystemZDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SystemZDisassemblerExtension.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SystemZInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: SystemZMCTargetDesc.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: TriCoreInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: AlphaInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: LoongArchDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: LoongArchDisassemblerExtension.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: LoongArchInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: XtensaDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: XtensaInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: ARCDisassembler.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: ARCInstPrinter.c:AArch64CC_getInvertedCondCode Unexecuted instantiation: MCInstPrinter.c:AArch64CC_getInvertedCondCode |
165 | | |
166 | | /// Given a condition code, return NZCV flags that would satisfy that condition. |
167 | | /// The flag bits are in the format expected by the ccmp instructions. |
168 | | /// Note that many different flag settings can satisfy a given condition code, |
169 | | /// this function just returns one of them. |
170 | | inline static unsigned |
171 | | AArch64CC_getNZCVToSatisfyCondCode(AArch64CC_CondCode Code) |
172 | 0 | { |
173 | 0 | // NZCV flags encoded as expected by ccmp instructions, ARMv8 ISA 5.5.7. |
174 | 0 | enum { N = 8, Z = 4, C = 2, V = 1 }; |
175 | 0 | switch (Code) { |
176 | 0 | default: |
177 | 0 | assert(0 && "Unknown condition code"); |
178 | 0 | case AArch64CC_EQ: |
179 | 0 | return Z; // Z == 1 |
180 | 0 | case AArch64CC_NE: |
181 | 0 | return 0; // Z == 0 |
182 | 0 | case AArch64CC_HS: |
183 | 0 | return C; // C == 1 |
184 | 0 | case AArch64CC_LO: |
185 | 0 | return 0; // C == 0 |
186 | 0 | case AArch64CC_MI: |
187 | 0 | return N; // N == 1 |
188 | 0 | case AArch64CC_PL: |
189 | 0 | return 0; // N == 0 |
190 | 0 | case AArch64CC_VS: |
191 | 0 | return V; // V == 1 |
192 | 0 | case AArch64CC_VC: |
193 | 0 | return 0; // V == 0 |
194 | 0 | case AArch64CC_HI: |
195 | 0 | return C; // C == 1 && Z == 0 |
196 | 0 | case AArch64CC_LS: |
197 | 0 | return 0; // C == 0 || Z == 1 |
198 | 0 | case AArch64CC_GE: |
199 | 0 | return 0; // N == V |
200 | 0 | case AArch64CC_LT: |
201 | 0 | return N; // N != V |
202 | 0 | case AArch64CC_GT: |
203 | 0 | return 0; // Z == 0 && N == V |
204 | 0 | case AArch64CC_LE: |
205 | 0 | return Z; // Z == 1 || N != V |
206 | 0 | } |
207 | 0 | } Unexecuted instantiation: fuzz_disasm.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: platform.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: cs.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: MCInst.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SStream.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: utils.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: ARMModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: AArch64Module.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: MipsModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: PPCModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: X86Module.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: X86ATTInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SparcModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SystemZModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: XCoreModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: M68KModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: TMS320C64xModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: M680XModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: EVMModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: WASMModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: MOS65XXModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: MOS65XXDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: BPFModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: RISCVModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SHModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: TriCoreModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: AlphaModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: HPPAModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: LoongArchModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: XtensaModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: ARCModule.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: ARMMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: AArch64Mapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: MipsMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: PPCMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: X86Disassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: X86DisassemblerDecoder.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: X86IntelInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: X86InstPrinterCommon.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: X86Mapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SparcMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SystemZMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: XCoreDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: XCoreInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: XCoreMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: M68KDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: M68KInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: TMS320C64xDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: TMS320C64xInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: TMS320C64xMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: M680XDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: M680XInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: EVMDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: EVMInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: EVMMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: WASMDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: WASMInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: WASMMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: BPFDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: BPFInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: BPFMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: RISCVDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: RISCVInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: RISCVMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SHDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SHInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: TriCoreDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: TriCoreMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: AlphaDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: AlphaMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: HPPADisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: HPPAInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: HPPAMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: LoongArchMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: XtensaMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: ARCMapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: Mapping.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: ARMBaseInfo.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: ARMDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: ARMDisassemblerExtension.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: ARMInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: AArch64BaseInfo.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: AArch64Disassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: AArch64DisassemblerExtension.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: AArch64InstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: MipsDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: MipsInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: PPCDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: PPCInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SparcDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SparcDisassemblerExtension.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SparcInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SystemZDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SystemZDisassemblerExtension.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SystemZInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: SystemZMCTargetDesc.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: TriCoreInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: AlphaInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: LoongArchDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: LoongArchDisassemblerExtension.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: LoongArchInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: XtensaDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: XtensaInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: ARCDisassembler.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: ARCInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode Unexecuted instantiation: MCInstPrinter.c:AArch64CC_getNZCVToSatisfyCondCode |
208 | | |
209 | | /// Return true if Code is a reflexive relationship: |
210 | | /// forall x. (CSET Code (CMP x x)) == 1 |
211 | | inline static bool AArch64CC_isReflexive(AArch64CC_CondCode Code) |
212 | 0 | { |
213 | 0 | switch (Code) { |
214 | 0 | case AArch64CC_EQ: |
215 | 0 | case AArch64CC_HS: |
216 | 0 | case AArch64CC_PL: |
217 | 0 | case AArch64CC_LS: |
218 | 0 | case AArch64CC_GE: |
219 | 0 | case AArch64CC_LE: |
220 | 0 | case AArch64CC_AL: |
221 | 0 | case AArch64CC_NV: |
222 | 0 | return true; |
223 | 0 | default: |
224 | 0 | return false; |
225 | 0 | } |
226 | 0 | } Unexecuted instantiation: fuzz_disasm.c:AArch64CC_isReflexive Unexecuted instantiation: platform.c:AArch64CC_isReflexive Unexecuted instantiation: cs.c:AArch64CC_isReflexive Unexecuted instantiation: MCInst.c:AArch64CC_isReflexive Unexecuted instantiation: SStream.c:AArch64CC_isReflexive Unexecuted instantiation: utils.c:AArch64CC_isReflexive Unexecuted instantiation: ARMModule.c:AArch64CC_isReflexive Unexecuted instantiation: AArch64Module.c:AArch64CC_isReflexive Unexecuted instantiation: MipsModule.c:AArch64CC_isReflexive Unexecuted instantiation: PPCModule.c:AArch64CC_isReflexive Unexecuted instantiation: X86Module.c:AArch64CC_isReflexive Unexecuted instantiation: X86ATTInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: SparcModule.c:AArch64CC_isReflexive Unexecuted instantiation: SystemZModule.c:AArch64CC_isReflexive Unexecuted instantiation: XCoreModule.c:AArch64CC_isReflexive Unexecuted instantiation: M68KModule.c:AArch64CC_isReflexive Unexecuted instantiation: TMS320C64xModule.c:AArch64CC_isReflexive Unexecuted instantiation: M680XModule.c:AArch64CC_isReflexive Unexecuted instantiation: EVMModule.c:AArch64CC_isReflexive Unexecuted instantiation: WASMModule.c:AArch64CC_isReflexive Unexecuted instantiation: MOS65XXModule.c:AArch64CC_isReflexive Unexecuted instantiation: MOS65XXDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: BPFModule.c:AArch64CC_isReflexive Unexecuted instantiation: RISCVModule.c:AArch64CC_isReflexive Unexecuted instantiation: SHModule.c:AArch64CC_isReflexive Unexecuted instantiation: TriCoreModule.c:AArch64CC_isReflexive Unexecuted instantiation: AlphaModule.c:AArch64CC_isReflexive Unexecuted instantiation: HPPAModule.c:AArch64CC_isReflexive Unexecuted instantiation: LoongArchModule.c:AArch64CC_isReflexive Unexecuted instantiation: XtensaModule.c:AArch64CC_isReflexive Unexecuted instantiation: ARCModule.c:AArch64CC_isReflexive Unexecuted instantiation: ARMMapping.c:AArch64CC_isReflexive Unexecuted instantiation: AArch64Mapping.c:AArch64CC_isReflexive Unexecuted instantiation: MipsMapping.c:AArch64CC_isReflexive Unexecuted instantiation: PPCMapping.c:AArch64CC_isReflexive Unexecuted instantiation: X86Disassembler.c:AArch64CC_isReflexive Unexecuted instantiation: X86DisassemblerDecoder.c:AArch64CC_isReflexive Unexecuted instantiation: X86IntelInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: X86InstPrinterCommon.c:AArch64CC_isReflexive Unexecuted instantiation: X86Mapping.c:AArch64CC_isReflexive Unexecuted instantiation: SparcMapping.c:AArch64CC_isReflexive Unexecuted instantiation: SystemZMapping.c:AArch64CC_isReflexive Unexecuted instantiation: XCoreDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: XCoreInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: XCoreMapping.c:AArch64CC_isReflexive Unexecuted instantiation: M68KDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: M68KInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: TMS320C64xDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: TMS320C64xInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: TMS320C64xMapping.c:AArch64CC_isReflexive Unexecuted instantiation: M680XDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: M680XInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: EVMDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: EVMInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: EVMMapping.c:AArch64CC_isReflexive Unexecuted instantiation: WASMDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: WASMInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: WASMMapping.c:AArch64CC_isReflexive Unexecuted instantiation: BPFDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: BPFInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: BPFMapping.c:AArch64CC_isReflexive Unexecuted instantiation: RISCVDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: RISCVInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: RISCVMapping.c:AArch64CC_isReflexive Unexecuted instantiation: SHDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: SHInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: TriCoreDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: TriCoreMapping.c:AArch64CC_isReflexive Unexecuted instantiation: AlphaDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: AlphaMapping.c:AArch64CC_isReflexive Unexecuted instantiation: HPPADisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: HPPAInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: HPPAMapping.c:AArch64CC_isReflexive Unexecuted instantiation: LoongArchMapping.c:AArch64CC_isReflexive Unexecuted instantiation: XtensaMapping.c:AArch64CC_isReflexive Unexecuted instantiation: ARCMapping.c:AArch64CC_isReflexive Unexecuted instantiation: Mapping.c:AArch64CC_isReflexive Unexecuted instantiation: ARMBaseInfo.c:AArch64CC_isReflexive Unexecuted instantiation: ARMDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: ARMDisassemblerExtension.c:AArch64CC_isReflexive Unexecuted instantiation: ARMInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: AArch64BaseInfo.c:AArch64CC_isReflexive Unexecuted instantiation: AArch64Disassembler.c:AArch64CC_isReflexive Unexecuted instantiation: AArch64DisassemblerExtension.c:AArch64CC_isReflexive Unexecuted instantiation: AArch64InstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: MipsDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: MipsInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: PPCDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: PPCInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: SparcDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: SparcDisassemblerExtension.c:AArch64CC_isReflexive Unexecuted instantiation: SparcInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: SystemZDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: SystemZDisassemblerExtension.c:AArch64CC_isReflexive Unexecuted instantiation: SystemZInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: SystemZMCTargetDesc.c:AArch64CC_isReflexive Unexecuted instantiation: TriCoreInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: AlphaInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: LoongArchDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: LoongArchDisassemblerExtension.c:AArch64CC_isReflexive Unexecuted instantiation: LoongArchInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: XtensaDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: XtensaInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: ARCDisassembler.c:AArch64CC_isReflexive Unexecuted instantiation: ARCInstPrinter.c:AArch64CC_isReflexive Unexecuted instantiation: MCInstPrinter.c:AArch64CC_isReflexive |
227 | | |
228 | | /// Return true if Code is an irreflexive relationship: |
229 | | /// forall x. (CSET Code (CMP x x)) == 0 |
230 | | inline static bool AArch64CC_isIrreflexive(AArch64CC_CondCode Code) |
231 | 0 | { |
232 | 0 | switch (Code) { |
233 | 0 | case AArch64CC_NE: |
234 | 0 | case AArch64CC_LO: |
235 | 0 | case AArch64CC_MI: |
236 | 0 | case AArch64CC_HI: |
237 | 0 | case AArch64CC_LT: |
238 | 0 | case AArch64CC_GT: |
239 | 0 | return true; |
240 | 0 | default: |
241 | 0 | return false; |
242 | 0 | } |
243 | 0 | } Unexecuted instantiation: fuzz_disasm.c:AArch64CC_isIrreflexive Unexecuted instantiation: platform.c:AArch64CC_isIrreflexive Unexecuted instantiation: cs.c:AArch64CC_isIrreflexive Unexecuted instantiation: MCInst.c:AArch64CC_isIrreflexive Unexecuted instantiation: SStream.c:AArch64CC_isIrreflexive Unexecuted instantiation: utils.c:AArch64CC_isIrreflexive Unexecuted instantiation: ARMModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: AArch64Module.c:AArch64CC_isIrreflexive Unexecuted instantiation: MipsModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: PPCModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: X86Module.c:AArch64CC_isIrreflexive Unexecuted instantiation: X86ATTInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: SparcModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: SystemZModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: XCoreModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: M68KModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: TMS320C64xModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: M680XModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: EVMModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: WASMModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: MOS65XXModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: MOS65XXDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: BPFModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: RISCVModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: SHModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: TriCoreModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: AlphaModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: HPPAModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: LoongArchModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: XtensaModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: ARCModule.c:AArch64CC_isIrreflexive Unexecuted instantiation: ARMMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: AArch64Mapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: MipsMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: PPCMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: X86Disassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: X86DisassemblerDecoder.c:AArch64CC_isIrreflexive Unexecuted instantiation: X86IntelInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: X86InstPrinterCommon.c:AArch64CC_isIrreflexive Unexecuted instantiation: X86Mapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: SparcMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: SystemZMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: XCoreDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: XCoreInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: XCoreMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: M68KDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: M68KInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: TMS320C64xDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: TMS320C64xInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: TMS320C64xMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: M680XDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: M680XInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: EVMDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: EVMInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: EVMMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: WASMDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: WASMInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: WASMMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: BPFDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: BPFInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: BPFMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: RISCVDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: RISCVInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: RISCVMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: SHDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: SHInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: TriCoreDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: TriCoreMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: AlphaDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: AlphaMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: HPPADisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: HPPAInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: HPPAMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: LoongArchMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: XtensaMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: ARCMapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: Mapping.c:AArch64CC_isIrreflexive Unexecuted instantiation: ARMBaseInfo.c:AArch64CC_isIrreflexive Unexecuted instantiation: ARMDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: ARMDisassemblerExtension.c:AArch64CC_isIrreflexive Unexecuted instantiation: ARMInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: AArch64BaseInfo.c:AArch64CC_isIrreflexive Unexecuted instantiation: AArch64Disassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: AArch64DisassemblerExtension.c:AArch64CC_isIrreflexive Unexecuted instantiation: AArch64InstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: MipsDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: MipsInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: PPCDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: PPCInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: SparcDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: SparcDisassemblerExtension.c:AArch64CC_isIrreflexive Unexecuted instantiation: SparcInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: SystemZDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: SystemZDisassemblerExtension.c:AArch64CC_isIrreflexive Unexecuted instantiation: SystemZInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: SystemZMCTargetDesc.c:AArch64CC_isIrreflexive Unexecuted instantiation: TriCoreInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: AlphaInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: LoongArchDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: LoongArchDisassemblerExtension.c:AArch64CC_isIrreflexive Unexecuted instantiation: LoongArchInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: XtensaDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: XtensaInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: ARCDisassembler.c:AArch64CC_isIrreflexive Unexecuted instantiation: ARCInstPrinter.c:AArch64CC_isIrreflexive Unexecuted instantiation: MCInstPrinter.c:AArch64CC_isIrreflexive |
244 | | |
245 | | // end namespace AArch64CC |
246 | | |
247 | | typedef enum { |
248 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_TLBI> begin |
249 | | // clang-format off |
250 | | |
251 | | AARCH64_TLBI_ALLE1 = 0x243c, |
252 | | AARCH64_TLBI_ALLE1IS = 0x241c, |
253 | | AARCH64_TLBI_ALLE1ISNXS = 0x249c, |
254 | | AARCH64_TLBI_ALLE1NXS = 0x24bc, |
255 | | AARCH64_TLBI_ALLE1OS = 0x240c, |
256 | | AARCH64_TLBI_ALLE1OSNXS = 0x248c, |
257 | | AARCH64_TLBI_ALLE2 = 0x2438, |
258 | | AARCH64_TLBI_ALLE2IS = 0x2418, |
259 | | AARCH64_TLBI_ALLE2ISNXS = 0x2498, |
260 | | AARCH64_TLBI_ALLE2NXS = 0x24b8, |
261 | | AARCH64_TLBI_ALLE2OS = 0x2408, |
262 | | AARCH64_TLBI_ALLE2OSNXS = 0x2488, |
263 | | AARCH64_TLBI_ALLE3 = 0x3438, |
264 | | AARCH64_TLBI_ALLE3IS = 0x3418, |
265 | | AARCH64_TLBI_ALLE3ISNXS = 0x3498, |
266 | | AARCH64_TLBI_ALLE3NXS = 0x34b8, |
267 | | AARCH64_TLBI_ALLE3OS = 0x3408, |
268 | | AARCH64_TLBI_ALLE3OSNXS = 0x3488, |
269 | | AARCH64_TLBI_ASIDE1 = 0x43a, |
270 | | AARCH64_TLBI_ASIDE1IS = 0x41a, |
271 | | AARCH64_TLBI_ASIDE1ISNXS = 0x49a, |
272 | | AARCH64_TLBI_ASIDE1NXS = 0x4ba, |
273 | | AARCH64_TLBI_ASIDE1OS = 0x40a, |
274 | | AARCH64_TLBI_ASIDE1OSNXS = 0x48a, |
275 | | AARCH64_TLBI_IPAS2E1 = 0x2421, |
276 | | AARCH64_TLBI_IPAS2E1IS = 0x2401, |
277 | | AARCH64_TLBI_IPAS2E1ISNXS = 0x2481, |
278 | | AARCH64_TLBI_IPAS2E1NXS = 0x24a1, |
279 | | AARCH64_TLBI_IPAS2E1OS = 0x2420, |
280 | | AARCH64_TLBI_IPAS2E1OSNXS = 0x24a0, |
281 | | AARCH64_TLBI_IPAS2LE1 = 0x2425, |
282 | | AARCH64_TLBI_IPAS2LE1IS = 0x2405, |
283 | | AARCH64_TLBI_IPAS2LE1ISNXS = 0x2485, |
284 | | AARCH64_TLBI_IPAS2LE1NXS = 0x24a5, |
285 | | AARCH64_TLBI_IPAS2LE1OS = 0x2424, |
286 | | AARCH64_TLBI_IPAS2LE1OSNXS = 0x24a4, |
287 | | AARCH64_TLBI_PAALL = 0x343c, |
288 | | AARCH64_TLBI_PAALLNXS = 0x34bc, |
289 | | AARCH64_TLBI_PAALLOS = 0x340c, |
290 | | AARCH64_TLBI_PAALLOSNXS = 0x348c, |
291 | | AARCH64_TLBI_RIPAS2E1 = 0x2422, |
292 | | AARCH64_TLBI_RIPAS2E1IS = 0x2402, |
293 | | AARCH64_TLBI_RIPAS2E1ISNXS = 0x2482, |
294 | | AARCH64_TLBI_RIPAS2E1NXS = 0x24a2, |
295 | | AARCH64_TLBI_RIPAS2E1OS = 0x2423, |
296 | | AARCH64_TLBI_RIPAS2E1OSNXS = 0x24a3, |
297 | | AARCH64_TLBI_RIPAS2LE1 = 0x2426, |
298 | | AARCH64_TLBI_RIPAS2LE1IS = 0x2406, |
299 | | AARCH64_TLBI_RIPAS2LE1ISNXS = 0x2486, |
300 | | AARCH64_TLBI_RIPAS2LE1NXS = 0x24a6, |
301 | | AARCH64_TLBI_RIPAS2LE1OS = 0x2427, |
302 | | AARCH64_TLBI_RIPAS2LE1OSNXS = 0x24a7, |
303 | | AARCH64_TLBI_RPALOS = 0x3427, |
304 | | AARCH64_TLBI_RPALOSNXS = 0x34a7, |
305 | | AARCH64_TLBI_RPAOS = 0x3423, |
306 | | AARCH64_TLBI_RPAOSNXS = 0x34a3, |
307 | | AARCH64_TLBI_RVAAE1 = 0x433, |
308 | | AARCH64_TLBI_RVAAE1IS = 0x413, |
309 | | AARCH64_TLBI_RVAAE1ISNXS = 0x493, |
310 | | AARCH64_TLBI_RVAAE1NXS = 0x4b3, |
311 | | AARCH64_TLBI_RVAAE1OS = 0x42b, |
312 | | AARCH64_TLBI_RVAAE1OSNXS = 0x4ab, |
313 | | AARCH64_TLBI_RVAALE1 = 0x437, |
314 | | AARCH64_TLBI_RVAALE1IS = 0x417, |
315 | | AARCH64_TLBI_RVAALE1ISNXS = 0x497, |
316 | | AARCH64_TLBI_RVAALE1NXS = 0x4b7, |
317 | | AARCH64_TLBI_RVAALE1OS = 0x42f, |
318 | | AARCH64_TLBI_RVAALE1OSNXS = 0x4af, |
319 | | AARCH64_TLBI_RVAE1 = 0x431, |
320 | | AARCH64_TLBI_RVAE1IS = 0x411, |
321 | | AARCH64_TLBI_RVAE1ISNXS = 0x491, |
322 | | AARCH64_TLBI_RVAE1NXS = 0x4b1, |
323 | | AARCH64_TLBI_RVAE1OS = 0x429, |
324 | | AARCH64_TLBI_RVAE1OSNXS = 0x4a9, |
325 | | AARCH64_TLBI_RVAE2 = 0x2431, |
326 | | AARCH64_TLBI_RVAE2IS = 0x2411, |
327 | | AARCH64_TLBI_RVAE2ISNXS = 0x2491, |
328 | | AARCH64_TLBI_RVAE2NXS = 0x24b1, |
329 | | AARCH64_TLBI_RVAE2OS = 0x2429, |
330 | | AARCH64_TLBI_RVAE2OSNXS = 0x24a9, |
331 | | AARCH64_TLBI_RVAE3 = 0x3431, |
332 | | AARCH64_TLBI_RVAE3IS = 0x3411, |
333 | | AARCH64_TLBI_RVAE3ISNXS = 0x3491, |
334 | | AARCH64_TLBI_RVAE3NXS = 0x34b1, |
335 | | AARCH64_TLBI_RVAE3OS = 0x3429, |
336 | | AARCH64_TLBI_RVAE3OSNXS = 0x34a9, |
337 | | AARCH64_TLBI_RVALE1 = 0x435, |
338 | | AARCH64_TLBI_RVALE1IS = 0x415, |
339 | | AARCH64_TLBI_RVALE1ISNXS = 0x495, |
340 | | AARCH64_TLBI_RVALE1NXS = 0x4b5, |
341 | | AARCH64_TLBI_RVALE1OS = 0x42d, |
342 | | AARCH64_TLBI_RVALE1OSNXS = 0x4ad, |
343 | | AARCH64_TLBI_RVALE2 = 0x2435, |
344 | | AARCH64_TLBI_RVALE2IS = 0x2415, |
345 | | AARCH64_TLBI_RVALE2ISNXS = 0x2495, |
346 | | AARCH64_TLBI_RVALE2NXS = 0x24b5, |
347 | | AARCH64_TLBI_RVALE2OS = 0x242d, |
348 | | AARCH64_TLBI_RVALE2OSNXS = 0x24ad, |
349 | | AARCH64_TLBI_RVALE3 = 0x3435, |
350 | | AARCH64_TLBI_RVALE3IS = 0x3415, |
351 | | AARCH64_TLBI_RVALE3ISNXS = 0x3495, |
352 | | AARCH64_TLBI_RVALE3NXS = 0x34b5, |
353 | | AARCH64_TLBI_RVALE3OS = 0x342d, |
354 | | AARCH64_TLBI_RVALE3OSNXS = 0x34ad, |
355 | | AARCH64_TLBI_VAAE1 = 0x43b, |
356 | | AARCH64_TLBI_VAAE1IS = 0x41b, |
357 | | AARCH64_TLBI_VAAE1ISNXS = 0x49b, |
358 | | AARCH64_TLBI_VAAE1NXS = 0x4bb, |
359 | | AARCH64_TLBI_VAAE1OS = 0x40b, |
360 | | AARCH64_TLBI_VAAE1OSNXS = 0x48b, |
361 | | AARCH64_TLBI_VAALE1 = 0x43f, |
362 | | AARCH64_TLBI_VAALE1IS = 0x41f, |
363 | | AARCH64_TLBI_VAALE1ISNXS = 0x49f, |
364 | | AARCH64_TLBI_VAALE1NXS = 0x4bf, |
365 | | AARCH64_TLBI_VAALE1OS = 0x40f, |
366 | | AARCH64_TLBI_VAALE1OSNXS = 0x48f, |
367 | | AARCH64_TLBI_VAE1 = 0x439, |
368 | | AARCH64_TLBI_VAE1IS = 0x419, |
369 | | AARCH64_TLBI_VAE1ISNXS = 0x499, |
370 | | AARCH64_TLBI_VAE1NXS = 0x4b9, |
371 | | AARCH64_TLBI_VAE1OS = 0x409, |
372 | | AARCH64_TLBI_VAE1OSNXS = 0x489, |
373 | | AARCH64_TLBI_VAE2 = 0x2439, |
374 | | AARCH64_TLBI_VAE2IS = 0x2419, |
375 | | AARCH64_TLBI_VAE2ISNXS = 0x2499, |
376 | | AARCH64_TLBI_VAE2NXS = 0x24b9, |
377 | | AARCH64_TLBI_VAE2OS = 0x2409, |
378 | | AARCH64_TLBI_VAE2OSNXS = 0x2489, |
379 | | AARCH64_TLBI_VAE3 = 0x3439, |
380 | | AARCH64_TLBI_VAE3IS = 0x3419, |
381 | | AARCH64_TLBI_VAE3ISNXS = 0x3499, |
382 | | AARCH64_TLBI_VAE3NXS = 0x34b9, |
383 | | AARCH64_TLBI_VAE3OS = 0x3409, |
384 | | AARCH64_TLBI_VAE3OSNXS = 0x3489, |
385 | | AARCH64_TLBI_VALE1 = 0x43d, |
386 | | AARCH64_TLBI_VALE1IS = 0x41d, |
387 | | AARCH64_TLBI_VALE1ISNXS = 0x49d, |
388 | | AARCH64_TLBI_VALE1NXS = 0x4bd, |
389 | | AARCH64_TLBI_VALE1OS = 0x40d, |
390 | | AARCH64_TLBI_VALE1OSNXS = 0x48d, |
391 | | AARCH64_TLBI_VALE2 = 0x243d, |
392 | | AARCH64_TLBI_VALE2IS = 0x241d, |
393 | | AARCH64_TLBI_VALE2ISNXS = 0x249d, |
394 | | AARCH64_TLBI_VALE2NXS = 0x24bd, |
395 | | AARCH64_TLBI_VALE2OS = 0x240d, |
396 | | AARCH64_TLBI_VALE2OSNXS = 0x248d, |
397 | | AARCH64_TLBI_VALE3 = 0x343d, |
398 | | AARCH64_TLBI_VALE3IS = 0x341d, |
399 | | AARCH64_TLBI_VALE3ISNXS = 0x349d, |
400 | | AARCH64_TLBI_VALE3NXS = 0x34bd, |
401 | | AARCH64_TLBI_VALE3OS = 0x340d, |
402 | | AARCH64_TLBI_VALE3OSNXS = 0x348d, |
403 | | AARCH64_TLBI_VMALLE1 = 0x438, |
404 | | AARCH64_TLBI_VMALLE1IS = 0x418, |
405 | | AARCH64_TLBI_VMALLE1ISNXS = 0x498, |
406 | | AARCH64_TLBI_VMALLE1NXS = 0x4b8, |
407 | | AARCH64_TLBI_VMALLE1OS = 0x408, |
408 | | AARCH64_TLBI_VMALLE1OSNXS = 0x488, |
409 | | AARCH64_TLBI_VMALLS12E1 = 0x243e, |
410 | | AARCH64_TLBI_VMALLS12E1IS = 0x241e, |
411 | | AARCH64_TLBI_VMALLS12E1ISNXS = 0x249e, |
412 | | AARCH64_TLBI_VMALLS12E1NXS = 0x24be, |
413 | | AARCH64_TLBI_VMALLS12E1OS = 0x240e, |
414 | | AARCH64_TLBI_VMALLS12E1OSNXS = 0x248e, |
415 | | AARCH64_TLBI_VMALLWS2E1 = 0x2432, |
416 | | AARCH64_TLBI_VMALLWS2E1IS = 0x2412, |
417 | | AARCH64_TLBI_VMALLWS2E1ISNXS = 0x2492, |
418 | | AARCH64_TLBI_VMALLWS2E1NXS = 0x24b2, |
419 | | AARCH64_TLBI_VMALLWS2E1OS = 0x242a, |
420 | | AARCH64_TLBI_VMALLWS2E1OSNXS = 0x24aa, |
421 | | |
422 | | // clang-format on |
423 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_TLBI> end |
424 | | AARCH64_TLBI_ENDING, |
425 | | } aarch64_tlbi; |
426 | | |
427 | | typedef enum { |
428 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_AT> begin |
429 | | // clang-format off |
430 | | |
431 | | AARCH64_AT_S12E0R = 0x23c6, |
432 | | AARCH64_AT_S12E0W = 0x23c7, |
433 | | AARCH64_AT_S12E1R = 0x23c4, |
434 | | AARCH64_AT_S12E1W = 0x23c5, |
435 | | AARCH64_AT_S1E0R = 0x3c2, |
436 | | AARCH64_AT_S1E0W = 0x3c3, |
437 | | AARCH64_AT_S1E1A = 0x3ca, |
438 | | AARCH64_AT_S1E1R = 0x3c0, |
439 | | AARCH64_AT_S1E1RP = 0x3c8, |
440 | | AARCH64_AT_S1E1W = 0x3c1, |
441 | | AARCH64_AT_S1E1WP = 0x3c9, |
442 | | AARCH64_AT_S1E2A = 0x23ca, |
443 | | AARCH64_AT_S1E2R = 0x23c0, |
444 | | AARCH64_AT_S1E2W = 0x23c1, |
445 | | AARCH64_AT_S1E3A = 0x33ca, |
446 | | AARCH64_AT_S1E3R = 0x33c0, |
447 | | AARCH64_AT_S1E3W = 0x33c1, |
448 | | |
449 | | // clang-format on |
450 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_AT> end |
451 | | AARCH64_AT_ENDING, |
452 | | } aarch64_at; |
453 | | |
454 | | typedef enum { |
455 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_BTI> begin |
456 | | // clang-format off |
457 | | |
458 | | AARCH64_BTI_C = 0x2, |
459 | | AARCH64_BTI_J = 0x4, |
460 | | AARCH64_BTI_JC = 0x6, |
461 | | |
462 | | // clang-format on |
463 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_BTI> end |
464 | | AARCH64_BTI_ENDING, |
465 | | } aarch64_bti; |
466 | | |
467 | | typedef enum { |
468 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_DB> begin |
469 | | // clang-format off |
470 | | |
471 | | AARCH64_DB_ISH = 0xb, |
472 | | AARCH64_DB_ISHLD = 0x9, |
473 | | AARCH64_DB_ISHST = 0xa, |
474 | | AARCH64_DB_LD = 0xd, |
475 | | AARCH64_DB_NSH = 0x7, |
476 | | AARCH64_DB_NSHLD = 0x5, |
477 | | AARCH64_DB_NSHST = 0x6, |
478 | | AARCH64_DB_OSH = 0x3, |
479 | | AARCH64_DB_OSHLD = 0x1, |
480 | | AARCH64_DB_OSHST = 0x2, |
481 | | AARCH64_DB_ST = 0xe, |
482 | | AARCH64_DB_SY = 0xf, |
483 | | |
484 | | // clang-format on |
485 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_DB> end |
486 | | AARCH64_DB_ENDING, |
487 | | } aarch64_db; |
488 | | |
489 | | typedef enum { |
490 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_DBnXS> begin |
491 | | // clang-format off |
492 | | |
493 | | AARCH64_DBNXS_ISHNXS = 0xb, |
494 | | AARCH64_DBNXS_NSHNXS = 0x7, |
495 | | AARCH64_DBNXS_OSHNXS = 0x3, |
496 | | AARCH64_DBNXS_SYNXS = 0xf, |
497 | | |
498 | | // clang-format on |
499 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_DBnXS> end |
500 | | AARCH64_DBNXS_ENDING, |
501 | | } aarch64_dbnxs; |
502 | | |
503 | | typedef enum { |
504 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_DC> begin |
505 | | // clang-format off |
506 | | |
507 | | AARCH64_DC_CGDSW = 0x3d6, |
508 | | AARCH64_DC_CGDVAC = 0x1bd5, |
509 | | AARCH64_DC_CGDVADP = 0x1bed, |
510 | | AARCH64_DC_CGDVAP = 0x1be5, |
511 | | AARCH64_DC_CGSW = 0x3d4, |
512 | | AARCH64_DC_CGVAC = 0x1bd3, |
513 | | AARCH64_DC_CGVADP = 0x1beb, |
514 | | AARCH64_DC_CGVAP = 0x1be3, |
515 | | AARCH64_DC_CIGDPAE = 0x23f7, |
516 | | AARCH64_DC_CIGDSW = 0x3f6, |
517 | | AARCH64_DC_CIGDVAC = 0x1bf5, |
518 | | AARCH64_DC_CIGSW = 0x3f4, |
519 | | AARCH64_DC_CIGVAC = 0x1bf3, |
520 | | AARCH64_DC_CIPAE = 0x23f0, |
521 | | AARCH64_DC_CISW = 0x3f2, |
522 | | AARCH64_DC_CIVAC = 0x1bf1, |
523 | | AARCH64_DC_CSW = 0x3d2, |
524 | | AARCH64_DC_CVAC = 0x1bd1, |
525 | | AARCH64_DC_CVADP = 0x1be9, |
526 | | AARCH64_DC_CVAP = 0x1be1, |
527 | | AARCH64_DC_CVAU = 0x1bd9, |
528 | | AARCH64_DC_GVA = 0x1ba3, |
529 | | AARCH64_DC_GZVA = 0x1ba4, |
530 | | AARCH64_DC_IGDSW = 0x3b6, |
531 | | AARCH64_DC_IGDVAC = 0x3b5, |
532 | | AARCH64_DC_IGSW = 0x3b4, |
533 | | AARCH64_DC_IGVAC = 0x3b3, |
534 | | AARCH64_DC_ISW = 0x3b2, |
535 | | AARCH64_DC_IVAC = 0x3b1, |
536 | | AARCH64_DC_ZVA = 0x1ba1, |
537 | | |
538 | | // clang-format on |
539 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_DC> end |
540 | | AARCH64_DC_ENDING, |
541 | | } aarch64_dc; |
542 | | |
543 | | typedef enum { |
544 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_ExactFPImm> begin |
545 | | // clang-format off |
546 | | |
547 | | AARCH64_EXACTFPIMM_HALF = 0x1, |
548 | | AARCH64_EXACTFPIMM_ONE = 0x2, |
549 | | AARCH64_EXACTFPIMM_TWO = 0x3, |
550 | | AARCH64_EXACTFPIMM_ZERO = 0x0, |
551 | | |
552 | | // clang-format on |
553 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_ExactFPImm> end |
554 | | AARCH64_EXACTFPIMM_INVALID = 0x4, |
555 | | |
556 | | AARCH64_EXACTFPIMM_ENDING, |
557 | | } aarch64_exactfpimm; |
558 | | |
559 | | typedef enum { |
560 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_IC> begin |
561 | | // clang-format off |
562 | | |
563 | | AARCH64_IC_IALLU = 0x3a8, |
564 | | AARCH64_IC_IALLUIS = 0x388, |
565 | | AARCH64_IC_IVAU = 0x1ba9, |
566 | | |
567 | | // clang-format on |
568 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_IC> end |
569 | | AARCH64_IC_ENDING, |
570 | | } aarch64_ic; |
571 | | |
572 | | typedef enum { |
573 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_ISB> begin |
574 | | // clang-format off |
575 | | |
576 | | AARCH64_ISB_SY = 0xf, |
577 | | |
578 | | // clang-format on |
579 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_ISB> end |
580 | | AARCH64_ISB_ENDING, |
581 | | } aarch64_isb; |
582 | | |
583 | | typedef enum { |
584 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_PRFM> begin |
585 | | // clang-format off |
586 | | |
587 | | AARCH64_PRFM_PLDL1KEEP = 0x0, |
588 | | AARCH64_PRFM_PLDL1STRM = 0x1, |
589 | | AARCH64_PRFM_PLDL2KEEP = 0x2, |
590 | | AARCH64_PRFM_PLDL2STRM = 0x3, |
591 | | AARCH64_PRFM_PLDL3KEEP = 0x4, |
592 | | AARCH64_PRFM_PLDL3STRM = 0x5, |
593 | | AARCH64_PRFM_PLDSLCKEEP = 0x6, |
594 | | AARCH64_PRFM_PLDSLCSTRM = 0x7, |
595 | | AARCH64_PRFM_PLIL1KEEP = 0x8, |
596 | | AARCH64_PRFM_PLIL1STRM = 0x9, |
597 | | AARCH64_PRFM_PLIL2KEEP = 0xa, |
598 | | AARCH64_PRFM_PLIL2STRM = 0xb, |
599 | | AARCH64_PRFM_PLIL3KEEP = 0xc, |
600 | | AARCH64_PRFM_PLIL3STRM = 0xd, |
601 | | AARCH64_PRFM_PLISLCKEEP = 0xe, |
602 | | AARCH64_PRFM_PLISLCSTRM = 0xf, |
603 | | AARCH64_PRFM_PSTL1KEEP = 0x10, |
604 | | AARCH64_PRFM_PSTL1STRM = 0x11, |
605 | | AARCH64_PRFM_PSTL2KEEP = 0x12, |
606 | | AARCH64_PRFM_PSTL2STRM = 0x13, |
607 | | AARCH64_PRFM_PSTL3KEEP = 0x14, |
608 | | AARCH64_PRFM_PSTL3STRM = 0x15, |
609 | | AARCH64_PRFM_PSTSLCKEEP = 0x16, |
610 | | AARCH64_PRFM_PSTSLCSTRM = 0x17, |
611 | | |
612 | | // clang-format on |
613 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_PRFM> end |
614 | | AARCH64_PRFM_ENDING, |
615 | | } aarch64_prfm; |
616 | | |
617 | | typedef enum { |
618 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_PSB> begin |
619 | | // clang-format off |
620 | | |
621 | | AARCH64_PSB_CSYNC = 0x11, |
622 | | |
623 | | // clang-format on |
624 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_PSB> end |
625 | | AARCH64_PSB_ENDING, |
626 | | } aarch64_psb; |
627 | | |
628 | | typedef enum { |
629 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_PStateImm0_1> begin |
630 | | // clang-format off |
631 | | |
632 | | AARCH64_PSTATEIMM0_1_ALLINT = 0x8, |
633 | | AARCH64_PSTATEIMM0_1_PM = 0x48, |
634 | | |
635 | | // clang-format on |
636 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_PStateImm0_1> end |
637 | | AARCH64_PSTATEIMM0_1_ENDING, |
638 | | } aarch64_pstateimm0_1; |
639 | | |
640 | | typedef enum { |
641 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_PStateImm0_15> begin |
642 | | // clang-format off |
643 | | |
644 | | AARCH64_PSTATEIMM0_15_DAIFCLR = 0x1f, |
645 | | AARCH64_PSTATEIMM0_15_DAIFSET = 0x1e, |
646 | | AARCH64_PSTATEIMM0_15_DIT = 0x1a, |
647 | | AARCH64_PSTATEIMM0_15_PAN = 0x4, |
648 | | AARCH64_PSTATEIMM0_15_SPSEL = 0x5, |
649 | | AARCH64_PSTATEIMM0_15_SSBS = 0x19, |
650 | | AARCH64_PSTATEIMM0_15_TCO = 0x1c, |
651 | | AARCH64_PSTATEIMM0_15_UAO = 0x3, |
652 | | |
653 | | // clang-format on |
654 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_PStateImm0_15> end |
655 | | AARCH64_PSTATEIMM0_15_ENDING, |
656 | | } aarch64_pstateimm0_15; |
657 | | |
658 | | typedef enum { |
659 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_RPRFM> begin |
660 | | // clang-format off |
661 | | |
662 | | AARCH64_RPRFM_PLDKEEP = 0x0, |
663 | | AARCH64_RPRFM_PLDSTRM = 0x4, |
664 | | AARCH64_RPRFM_PSTKEEP = 0x1, |
665 | | AARCH64_RPRFM_PSTSTRM = 0x5, |
666 | | |
667 | | // clang-format on |
668 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_RPRFM> end |
669 | | AARCH64_RPRFM_ENDING, |
670 | | } aarch64_rprfm; |
671 | | |
672 | | typedef enum { |
673 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_SVCR> begin |
674 | | // clang-format off |
675 | | |
676 | | AARCH64_SVCR_SVCRSM = 0x1, |
677 | | AARCH64_SVCR_SVCRSMZA = 0x3, |
678 | | AARCH64_SVCR_SVCRZA = 0x2, |
679 | | |
680 | | // clang-format on |
681 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_SVCR> end |
682 | | AARCH64_SVCR_ENDING, |
683 | | } aarch64_svcr; |
684 | | |
685 | | typedef enum { |
686 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_SVEPREDPAT> begin |
687 | | // clang-format off |
688 | | |
689 | | AARCH64_SVEPREDPAT_ALL = 0x1f, |
690 | | AARCH64_SVEPREDPAT_MUL3 = 0x1e, |
691 | | AARCH64_SVEPREDPAT_MUL4 = 0x1d, |
692 | | AARCH64_SVEPREDPAT_POW2 = 0x0, |
693 | | AARCH64_SVEPREDPAT_VL1 = 0x1, |
694 | | AARCH64_SVEPREDPAT_VL128 = 0xc, |
695 | | AARCH64_SVEPREDPAT_VL16 = 0x9, |
696 | | AARCH64_SVEPREDPAT_VL2 = 0x2, |
697 | | AARCH64_SVEPREDPAT_VL256 = 0xd, |
698 | | AARCH64_SVEPREDPAT_VL3 = 0x3, |
699 | | AARCH64_SVEPREDPAT_VL32 = 0xa, |
700 | | AARCH64_SVEPREDPAT_VL4 = 0x4, |
701 | | AARCH64_SVEPREDPAT_VL5 = 0x5, |
702 | | AARCH64_SVEPREDPAT_VL6 = 0x6, |
703 | | AARCH64_SVEPREDPAT_VL64 = 0xb, |
704 | | AARCH64_SVEPREDPAT_VL7 = 0x7, |
705 | | AARCH64_SVEPREDPAT_VL8 = 0x8, |
706 | | |
707 | | // clang-format on |
708 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_SVEPREDPAT> end |
709 | | AARCH64_SVEPREDPAT_ENDING, |
710 | | } aarch64_svepredpat; |
711 | | |
712 | | typedef enum { |
713 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_SVEPRFM> begin |
714 | | // clang-format off |
715 | | |
716 | | AARCH64_SVEPRFM_PLDL1KEEP = 0x0, |
717 | | AARCH64_SVEPRFM_PLDL1STRM = 0x1, |
718 | | AARCH64_SVEPRFM_PLDL2KEEP = 0x2, |
719 | | AARCH64_SVEPRFM_PLDL2STRM = 0x3, |
720 | | AARCH64_SVEPRFM_PLDL3KEEP = 0x4, |
721 | | AARCH64_SVEPRFM_PLDL3STRM = 0x5, |
722 | | AARCH64_SVEPRFM_PSTL1KEEP = 0x8, |
723 | | AARCH64_SVEPRFM_PSTL1STRM = 0x9, |
724 | | AARCH64_SVEPRFM_PSTL2KEEP = 0xa, |
725 | | AARCH64_SVEPRFM_PSTL2STRM = 0xb, |
726 | | AARCH64_SVEPRFM_PSTL3KEEP = 0xc, |
727 | | AARCH64_SVEPRFM_PSTL3STRM = 0xd, |
728 | | |
729 | | // clang-format on |
730 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_SVEPRFM> end |
731 | | AARCH64_SVEPRFM_ENDING, |
732 | | } aarch64_sveprfm; |
733 | | |
734 | | typedef enum { |
735 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_SVEVECLENSPECIFIER> begin |
736 | | // clang-format off |
737 | | |
738 | | AARCH64_SVEVECLENSPECIFIER_VLX2 = 0x0, |
739 | | AARCH64_SVEVECLENSPECIFIER_VLX4 = 0x1, |
740 | | |
741 | | // clang-format on |
742 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_SVEVECLENSPECIFIER> end |
743 | | AARCH64_SVEVECLENSPECIFIER_ENDING, |
744 | | } aarch64_sveveclenspecifier; |
745 | | |
746 | | typedef enum { |
747 | | AARCH64_SYSREG_INVALID = 0, |
748 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_SysReg> begin |
749 | | // clang-format off |
750 | | |
751 | | AARCH64_SYSREG_ACCDATA_EL1 = 0xc685, |
752 | | AARCH64_SYSREG_ACTLR_EL1 = 0xc081, |
753 | | AARCH64_SYSREG_ACTLR_EL2 = 0xe081, |
754 | | AARCH64_SYSREG_ACTLR_EL3 = 0xf081, |
755 | | AARCH64_SYSREG_AFSR0_EL1 = 0xc288, |
756 | | AARCH64_SYSREG_AFSR0_EL12 = 0xea88, |
757 | | AARCH64_SYSREG_AFSR0_EL2 = 0xe288, |
758 | | AARCH64_SYSREG_AFSR0_EL3 = 0xf288, |
759 | | AARCH64_SYSREG_AFSR1_EL1 = 0xc289, |
760 | | AARCH64_SYSREG_AFSR1_EL12 = 0xea89, |
761 | | AARCH64_SYSREG_AFSR1_EL2 = 0xe289, |
762 | | AARCH64_SYSREG_AFSR1_EL3 = 0xf289, |
763 | | AARCH64_SYSREG_AIDR_EL1 = 0xc807, |
764 | | AARCH64_SYSREG_ALLINT = 0xc218, |
765 | | AARCH64_SYSREG_AMAIR2_EL1 = 0xc519, |
766 | | AARCH64_SYSREG_AMAIR2_EL12 = 0xed19, |
767 | | AARCH64_SYSREG_AMAIR2_EL2 = 0xe519, |
768 | | AARCH64_SYSREG_AMAIR2_EL3 = 0xf519, |
769 | | AARCH64_SYSREG_AMAIR_EL1 = 0xc518, |
770 | | AARCH64_SYSREG_AMAIR_EL12 = 0xed18, |
771 | | AARCH64_SYSREG_AMAIR_EL2 = 0xe518, |
772 | | AARCH64_SYSREG_AMAIR_EL3 = 0xf518, |
773 | | AARCH64_SYSREG_AMCFGR_EL0 = 0xde91, |
774 | | AARCH64_SYSREG_AMCG1IDR_EL0 = 0xde96, |
775 | | AARCH64_SYSREG_AMCGCR_EL0 = 0xde92, |
776 | | AARCH64_SYSREG_AMCNTENCLR0_EL0 = 0xde94, |
777 | | AARCH64_SYSREG_AMCNTENCLR1_EL0 = 0xde98, |
778 | | AARCH64_SYSREG_AMCNTENSET0_EL0 = 0xde95, |
779 | | AARCH64_SYSREG_AMCNTENSET1_EL0 = 0xde99, |
780 | | AARCH64_SYSREG_AMCR_EL0 = 0xde90, |
781 | | AARCH64_SYSREG_AMEVCNTR00_EL0 = 0xdea0, |
782 | | AARCH64_SYSREG_AMEVCNTR01_EL0 = 0xdea1, |
783 | | AARCH64_SYSREG_AMEVCNTR02_EL0 = 0xdea2, |
784 | | AARCH64_SYSREG_AMEVCNTR03_EL0 = 0xdea3, |
785 | | AARCH64_SYSREG_AMEVCNTR10_EL0 = 0xdee0, |
786 | | AARCH64_SYSREG_AMEVCNTR110_EL0 = 0xdeea, |
787 | | AARCH64_SYSREG_AMEVCNTR111_EL0 = 0xdeeb, |
788 | | AARCH64_SYSREG_AMEVCNTR112_EL0 = 0xdeec, |
789 | | AARCH64_SYSREG_AMEVCNTR113_EL0 = 0xdeed, |
790 | | AARCH64_SYSREG_AMEVCNTR114_EL0 = 0xdeee, |
791 | | AARCH64_SYSREG_AMEVCNTR115_EL0 = 0xdeef, |
792 | | AARCH64_SYSREG_AMEVCNTR11_EL0 = 0xdee1, |
793 | | AARCH64_SYSREG_AMEVCNTR12_EL0 = 0xdee2, |
794 | | AARCH64_SYSREG_AMEVCNTR13_EL0 = 0xdee3, |
795 | | AARCH64_SYSREG_AMEVCNTR14_EL0 = 0xdee4, |
796 | | AARCH64_SYSREG_AMEVCNTR15_EL0 = 0xdee5, |
797 | | AARCH64_SYSREG_AMEVCNTR16_EL0 = 0xdee6, |
798 | | AARCH64_SYSREG_AMEVCNTR17_EL0 = 0xdee7, |
799 | | AARCH64_SYSREG_AMEVCNTR18_EL0 = 0xdee8, |
800 | | AARCH64_SYSREG_AMEVCNTR19_EL0 = 0xdee9, |
801 | | AARCH64_SYSREG_AMEVCNTVOFF00_EL2 = 0xe6c0, |
802 | | AARCH64_SYSREG_AMEVCNTVOFF010_EL2 = 0xe6ca, |
803 | | AARCH64_SYSREG_AMEVCNTVOFF011_EL2 = 0xe6cb, |
804 | | AARCH64_SYSREG_AMEVCNTVOFF012_EL2 = 0xe6cc, |
805 | | AARCH64_SYSREG_AMEVCNTVOFF013_EL2 = 0xe6cd, |
806 | | AARCH64_SYSREG_AMEVCNTVOFF014_EL2 = 0xe6ce, |
807 | | AARCH64_SYSREG_AMEVCNTVOFF015_EL2 = 0xe6cf, |
808 | | AARCH64_SYSREG_AMEVCNTVOFF01_EL2 = 0xe6c1, |
809 | | AARCH64_SYSREG_AMEVCNTVOFF02_EL2 = 0xe6c2, |
810 | | AARCH64_SYSREG_AMEVCNTVOFF03_EL2 = 0xe6c3, |
811 | | AARCH64_SYSREG_AMEVCNTVOFF04_EL2 = 0xe6c4, |
812 | | AARCH64_SYSREG_AMEVCNTVOFF05_EL2 = 0xe6c5, |
813 | | AARCH64_SYSREG_AMEVCNTVOFF06_EL2 = 0xe6c6, |
814 | | AARCH64_SYSREG_AMEVCNTVOFF07_EL2 = 0xe6c7, |
815 | | AARCH64_SYSREG_AMEVCNTVOFF08_EL2 = 0xe6c8, |
816 | | AARCH64_SYSREG_AMEVCNTVOFF09_EL2 = 0xe6c9, |
817 | | AARCH64_SYSREG_AMEVCNTVOFF10_EL2 = 0xe6d0, |
818 | | AARCH64_SYSREG_AMEVCNTVOFF110_EL2 = 0xe6da, |
819 | | AARCH64_SYSREG_AMEVCNTVOFF111_EL2 = 0xe6db, |
820 | | AARCH64_SYSREG_AMEVCNTVOFF112_EL2 = 0xe6dc, |
821 | | AARCH64_SYSREG_AMEVCNTVOFF113_EL2 = 0xe6dd, |
822 | | AARCH64_SYSREG_AMEVCNTVOFF114_EL2 = 0xe6de, |
823 | | AARCH64_SYSREG_AMEVCNTVOFF115_EL2 = 0xe6df, |
824 | | AARCH64_SYSREG_AMEVCNTVOFF11_EL2 = 0xe6d1, |
825 | | AARCH64_SYSREG_AMEVCNTVOFF12_EL2 = 0xe6d2, |
826 | | AARCH64_SYSREG_AMEVCNTVOFF13_EL2 = 0xe6d3, |
827 | | AARCH64_SYSREG_AMEVCNTVOFF14_EL2 = 0xe6d4, |
828 | | AARCH64_SYSREG_AMEVCNTVOFF15_EL2 = 0xe6d5, |
829 | | AARCH64_SYSREG_AMEVCNTVOFF16_EL2 = 0xe6d6, |
830 | | AARCH64_SYSREG_AMEVCNTVOFF17_EL2 = 0xe6d7, |
831 | | AARCH64_SYSREG_AMEVCNTVOFF18_EL2 = 0xe6d8, |
832 | | AARCH64_SYSREG_AMEVCNTVOFF19_EL2 = 0xe6d9, |
833 | | AARCH64_SYSREG_AMEVTYPER00_EL0 = 0xdeb0, |
834 | | AARCH64_SYSREG_AMEVTYPER01_EL0 = 0xdeb1, |
835 | | AARCH64_SYSREG_AMEVTYPER02_EL0 = 0xdeb2, |
836 | | AARCH64_SYSREG_AMEVTYPER03_EL0 = 0xdeb3, |
837 | | AARCH64_SYSREG_AMEVTYPER10_EL0 = 0xdef0, |
838 | | AARCH64_SYSREG_AMEVTYPER110_EL0 = 0xdefa, |
839 | | AARCH64_SYSREG_AMEVTYPER111_EL0 = 0xdefb, |
840 | | AARCH64_SYSREG_AMEVTYPER112_EL0 = 0xdefc, |
841 | | AARCH64_SYSREG_AMEVTYPER113_EL0 = 0xdefd, |
842 | | AARCH64_SYSREG_AMEVTYPER114_EL0 = 0xdefe, |
843 | | AARCH64_SYSREG_AMEVTYPER115_EL0 = 0xdeff, |
844 | | AARCH64_SYSREG_AMEVTYPER11_EL0 = 0xdef1, |
845 | | AARCH64_SYSREG_AMEVTYPER12_EL0 = 0xdef2, |
846 | | AARCH64_SYSREG_AMEVTYPER13_EL0 = 0xdef3, |
847 | | AARCH64_SYSREG_AMEVTYPER14_EL0 = 0xdef4, |
848 | | AARCH64_SYSREG_AMEVTYPER15_EL0 = 0xdef5, |
849 | | AARCH64_SYSREG_AMEVTYPER16_EL0 = 0xdef6, |
850 | | AARCH64_SYSREG_AMEVTYPER17_EL0 = 0xdef7, |
851 | | AARCH64_SYSREG_AMEVTYPER18_EL0 = 0xdef8, |
852 | | AARCH64_SYSREG_AMEVTYPER19_EL0 = 0xdef9, |
853 | | AARCH64_SYSREG_AMUSERENR_EL0 = 0xde93, |
854 | | AARCH64_SYSREG_APDAKEYHI_EL1 = 0xc111, |
855 | | AARCH64_SYSREG_APDAKEYLO_EL1 = 0xc110, |
856 | | AARCH64_SYSREG_APDBKEYHI_EL1 = 0xc113, |
857 | | AARCH64_SYSREG_APDBKEYLO_EL1 = 0xc112, |
858 | | AARCH64_SYSREG_APGAKEYHI_EL1 = 0xc119, |
859 | | AARCH64_SYSREG_APGAKEYLO_EL1 = 0xc118, |
860 | | AARCH64_SYSREG_APIAKEYHI_EL1 = 0xc109, |
861 | | AARCH64_SYSREG_APIAKEYLO_EL1 = 0xc108, |
862 | | AARCH64_SYSREG_APIBKEYHI_EL1 = 0xc10b, |
863 | | AARCH64_SYSREG_APIBKEYLO_EL1 = 0xc10a, |
864 | | AARCH64_SYSREG_BRBCR_EL1 = 0x8c80, |
865 | | AARCH64_SYSREG_BRBCR_EL12 = 0xac80, |
866 | | AARCH64_SYSREG_BRBCR_EL2 = 0xa480, |
867 | | AARCH64_SYSREG_BRBFCR_EL1 = 0x8c81, |
868 | | AARCH64_SYSREG_BRBIDR0_EL1 = 0x8c90, |
869 | | AARCH64_SYSREG_BRBINF0_EL1 = 0x8c00, |
870 | | AARCH64_SYSREG_BRBINF10_EL1 = 0x8c50, |
871 | | AARCH64_SYSREG_BRBINF11_EL1 = 0x8c58, |
872 | | AARCH64_SYSREG_BRBINF12_EL1 = 0x8c60, |
873 | | AARCH64_SYSREG_BRBINF13_EL1 = 0x8c68, |
874 | | AARCH64_SYSREG_BRBINF14_EL1 = 0x8c70, |
875 | | AARCH64_SYSREG_BRBINF15_EL1 = 0x8c78, |
876 | | AARCH64_SYSREG_BRBINF16_EL1 = 0x8c04, |
877 | | AARCH64_SYSREG_BRBINF17_EL1 = 0x8c0c, |
878 | | AARCH64_SYSREG_BRBINF18_EL1 = 0x8c14, |
879 | | AARCH64_SYSREG_BRBINF19_EL1 = 0x8c1c, |
880 | | AARCH64_SYSREG_BRBINF1_EL1 = 0x8c08, |
881 | | AARCH64_SYSREG_BRBINF20_EL1 = 0x8c24, |
882 | | AARCH64_SYSREG_BRBINF21_EL1 = 0x8c2c, |
883 | | AARCH64_SYSREG_BRBINF22_EL1 = 0x8c34, |
884 | | AARCH64_SYSREG_BRBINF23_EL1 = 0x8c3c, |
885 | | AARCH64_SYSREG_BRBINF24_EL1 = 0x8c44, |
886 | | AARCH64_SYSREG_BRBINF25_EL1 = 0x8c4c, |
887 | | AARCH64_SYSREG_BRBINF26_EL1 = 0x8c54, |
888 | | AARCH64_SYSREG_BRBINF27_EL1 = 0x8c5c, |
889 | | AARCH64_SYSREG_BRBINF28_EL1 = 0x8c64, |
890 | | AARCH64_SYSREG_BRBINF29_EL1 = 0x8c6c, |
891 | | AARCH64_SYSREG_BRBINF2_EL1 = 0x8c10, |
892 | | AARCH64_SYSREG_BRBINF30_EL1 = 0x8c74, |
893 | | AARCH64_SYSREG_BRBINF31_EL1 = 0x8c7c, |
894 | | AARCH64_SYSREG_BRBINF3_EL1 = 0x8c18, |
895 | | AARCH64_SYSREG_BRBINF4_EL1 = 0x8c20, |
896 | | AARCH64_SYSREG_BRBINF5_EL1 = 0x8c28, |
897 | | AARCH64_SYSREG_BRBINF6_EL1 = 0x8c30, |
898 | | AARCH64_SYSREG_BRBINF7_EL1 = 0x8c38, |
899 | | AARCH64_SYSREG_BRBINF8_EL1 = 0x8c40, |
900 | | AARCH64_SYSREG_BRBINF9_EL1 = 0x8c48, |
901 | | AARCH64_SYSREG_BRBINFINJ_EL1 = 0x8c88, |
902 | | AARCH64_SYSREG_BRBSRC0_EL1 = 0x8c01, |
903 | | AARCH64_SYSREG_BRBSRC10_EL1 = 0x8c51, |
904 | | AARCH64_SYSREG_BRBSRC11_EL1 = 0x8c59, |
905 | | AARCH64_SYSREG_BRBSRC12_EL1 = 0x8c61, |
906 | | AARCH64_SYSREG_BRBSRC13_EL1 = 0x8c69, |
907 | | AARCH64_SYSREG_BRBSRC14_EL1 = 0x8c71, |
908 | | AARCH64_SYSREG_BRBSRC15_EL1 = 0x8c79, |
909 | | AARCH64_SYSREG_BRBSRC16_EL1 = 0x8c05, |
910 | | AARCH64_SYSREG_BRBSRC17_EL1 = 0x8c0d, |
911 | | AARCH64_SYSREG_BRBSRC18_EL1 = 0x8c15, |
912 | | AARCH64_SYSREG_BRBSRC19_EL1 = 0x8c1d, |
913 | | AARCH64_SYSREG_BRBSRC1_EL1 = 0x8c09, |
914 | | AARCH64_SYSREG_BRBSRC20_EL1 = 0x8c25, |
915 | | AARCH64_SYSREG_BRBSRC21_EL1 = 0x8c2d, |
916 | | AARCH64_SYSREG_BRBSRC22_EL1 = 0x8c35, |
917 | | AARCH64_SYSREG_BRBSRC23_EL1 = 0x8c3d, |
918 | | AARCH64_SYSREG_BRBSRC24_EL1 = 0x8c45, |
919 | | AARCH64_SYSREG_BRBSRC25_EL1 = 0x8c4d, |
920 | | AARCH64_SYSREG_BRBSRC26_EL1 = 0x8c55, |
921 | | AARCH64_SYSREG_BRBSRC27_EL1 = 0x8c5d, |
922 | | AARCH64_SYSREG_BRBSRC28_EL1 = 0x8c65, |
923 | | AARCH64_SYSREG_BRBSRC29_EL1 = 0x8c6d, |
924 | | AARCH64_SYSREG_BRBSRC2_EL1 = 0x8c11, |
925 | | AARCH64_SYSREG_BRBSRC30_EL1 = 0x8c75, |
926 | | AARCH64_SYSREG_BRBSRC31_EL1 = 0x8c7d, |
927 | | AARCH64_SYSREG_BRBSRC3_EL1 = 0x8c19, |
928 | | AARCH64_SYSREG_BRBSRC4_EL1 = 0x8c21, |
929 | | AARCH64_SYSREG_BRBSRC5_EL1 = 0x8c29, |
930 | | AARCH64_SYSREG_BRBSRC6_EL1 = 0x8c31, |
931 | | AARCH64_SYSREG_BRBSRC7_EL1 = 0x8c39, |
932 | | AARCH64_SYSREG_BRBSRC8_EL1 = 0x8c41, |
933 | | AARCH64_SYSREG_BRBSRC9_EL1 = 0x8c49, |
934 | | AARCH64_SYSREG_BRBSRCINJ_EL1 = 0x8c89, |
935 | | AARCH64_SYSREG_BRBTGT0_EL1 = 0x8c02, |
936 | | AARCH64_SYSREG_BRBTGT10_EL1 = 0x8c52, |
937 | | AARCH64_SYSREG_BRBTGT11_EL1 = 0x8c5a, |
938 | | AARCH64_SYSREG_BRBTGT12_EL1 = 0x8c62, |
939 | | AARCH64_SYSREG_BRBTGT13_EL1 = 0x8c6a, |
940 | | AARCH64_SYSREG_BRBTGT14_EL1 = 0x8c72, |
941 | | AARCH64_SYSREG_BRBTGT15_EL1 = 0x8c7a, |
942 | | AARCH64_SYSREG_BRBTGT16_EL1 = 0x8c06, |
943 | | AARCH64_SYSREG_BRBTGT17_EL1 = 0x8c0e, |
944 | | AARCH64_SYSREG_BRBTGT18_EL1 = 0x8c16, |
945 | | AARCH64_SYSREG_BRBTGT19_EL1 = 0x8c1e, |
946 | | AARCH64_SYSREG_BRBTGT1_EL1 = 0x8c0a, |
947 | | AARCH64_SYSREG_BRBTGT20_EL1 = 0x8c26, |
948 | | AARCH64_SYSREG_BRBTGT21_EL1 = 0x8c2e, |
949 | | AARCH64_SYSREG_BRBTGT22_EL1 = 0x8c36, |
950 | | AARCH64_SYSREG_BRBTGT23_EL1 = 0x8c3e, |
951 | | AARCH64_SYSREG_BRBTGT24_EL1 = 0x8c46, |
952 | | AARCH64_SYSREG_BRBTGT25_EL1 = 0x8c4e, |
953 | | AARCH64_SYSREG_BRBTGT26_EL1 = 0x8c56, |
954 | | AARCH64_SYSREG_BRBTGT27_EL1 = 0x8c5e, |
955 | | AARCH64_SYSREG_BRBTGT28_EL1 = 0x8c66, |
956 | | AARCH64_SYSREG_BRBTGT29_EL1 = 0x8c6e, |
957 | | AARCH64_SYSREG_BRBTGT2_EL1 = 0x8c12, |
958 | | AARCH64_SYSREG_BRBTGT30_EL1 = 0x8c76, |
959 | | AARCH64_SYSREG_BRBTGT31_EL1 = 0x8c7e, |
960 | | AARCH64_SYSREG_BRBTGT3_EL1 = 0x8c1a, |
961 | | AARCH64_SYSREG_BRBTGT4_EL1 = 0x8c22, |
962 | | AARCH64_SYSREG_BRBTGT5_EL1 = 0x8c2a, |
963 | | AARCH64_SYSREG_BRBTGT6_EL1 = 0x8c32, |
964 | | AARCH64_SYSREG_BRBTGT7_EL1 = 0x8c3a, |
965 | | AARCH64_SYSREG_BRBTGT8_EL1 = 0x8c42, |
966 | | AARCH64_SYSREG_BRBTGT9_EL1 = 0x8c4a, |
967 | | AARCH64_SYSREG_BRBTGTINJ_EL1 = 0x8c8a, |
968 | | AARCH64_SYSREG_BRBTS_EL1 = 0x8c82, |
969 | | AARCH64_SYSREG_CCSIDR2_EL1 = 0xc802, |
970 | | AARCH64_SYSREG_CCSIDR_EL1 = 0xc800, |
971 | | AARCH64_SYSREG_CLIDR_EL1 = 0xc801, |
972 | | AARCH64_SYSREG_CNTFRQ_EL0 = 0xdf00, |
973 | | AARCH64_SYSREG_CNTHCTL_EL2 = 0xe708, |
974 | | AARCH64_SYSREG_CNTHPS_CTL_EL2 = 0xe729, |
975 | | AARCH64_SYSREG_CNTHPS_CVAL_EL2 = 0xe72a, |
976 | | AARCH64_SYSREG_CNTHPS_TVAL_EL2 = 0xe728, |
977 | | AARCH64_SYSREG_CNTHP_CTL_EL2 = 0xe711, |
978 | | AARCH64_SYSREG_CNTHP_CVAL_EL2 = 0xe712, |
979 | | AARCH64_SYSREG_CNTHP_TVAL_EL2 = 0xe710, |
980 | | AARCH64_SYSREG_CNTHVS_CTL_EL2 = 0xe721, |
981 | | AARCH64_SYSREG_CNTHVS_CVAL_EL2 = 0xe722, |
982 | | AARCH64_SYSREG_CNTHVS_TVAL_EL2 = 0xe720, |
983 | | AARCH64_SYSREG_CNTHV_CTL_EL2 = 0xe719, |
984 | | AARCH64_SYSREG_CNTHV_CVAL_EL2 = 0xe71a, |
985 | | AARCH64_SYSREG_CNTHV_TVAL_EL2 = 0xe718, |
986 | | AARCH64_SYSREG_CNTISCALE_EL2 = 0xe705, |
987 | | AARCH64_SYSREG_CNTKCTL_EL1 = 0xc708, |
988 | | AARCH64_SYSREG_CNTKCTL_EL12 = 0xef08, |
989 | | AARCH64_SYSREG_CNTPCTSS_EL0 = 0xdf05, |
990 | | AARCH64_SYSREG_CNTPCT_EL0 = 0xdf01, |
991 | | AARCH64_SYSREG_CNTPOFF_EL2 = 0xe706, |
992 | | AARCH64_SYSREG_CNTPS_CTL_EL1 = 0xff11, |
993 | | AARCH64_SYSREG_CNTPS_CVAL_EL1 = 0xff12, |
994 | | AARCH64_SYSREG_CNTPS_TVAL_EL1 = 0xff10, |
995 | | AARCH64_SYSREG_CNTP_CTL_EL0 = 0xdf11, |
996 | | AARCH64_SYSREG_CNTP_CTL_EL02 = 0xef11, |
997 | | AARCH64_SYSREG_CNTP_CVAL_EL0 = 0xdf12, |
998 | | AARCH64_SYSREG_CNTP_CVAL_EL02 = 0xef12, |
999 | | AARCH64_SYSREG_CNTP_TVAL_EL0 = 0xdf10, |
1000 | | AARCH64_SYSREG_CNTP_TVAL_EL02 = 0xef10, |
1001 | | AARCH64_SYSREG_CNTSCALE_EL2 = 0xe704, |
1002 | | AARCH64_SYSREG_CNTVCTSS_EL0 = 0xdf06, |
1003 | | AARCH64_SYSREG_CNTVCT_EL0 = 0xdf02, |
1004 | | AARCH64_SYSREG_CNTVFRQ_EL2 = 0xe707, |
1005 | | AARCH64_SYSREG_CNTVOFF_EL2 = 0xe703, |
1006 | | AARCH64_SYSREG_CNTV_CTL_EL0 = 0xdf19, |
1007 | | AARCH64_SYSREG_CNTV_CTL_EL02 = 0xef19, |
1008 | | AARCH64_SYSREG_CNTV_CVAL_EL0 = 0xdf1a, |
1009 | | AARCH64_SYSREG_CNTV_CVAL_EL02 = 0xef1a, |
1010 | | AARCH64_SYSREG_CNTV_TVAL_EL0 = 0xdf18, |
1011 | | AARCH64_SYSREG_CNTV_TVAL_EL02 = 0xef18, |
1012 | | AARCH64_SYSREG_CONTEXTIDR_EL1 = 0xc681, |
1013 | | AARCH64_SYSREG_CONTEXTIDR_EL12 = 0xee81, |
1014 | | AARCH64_SYSREG_CONTEXTIDR_EL2 = 0xe681, |
1015 | | AARCH64_SYSREG_CPACR_EL1 = 0xc082, |
1016 | | AARCH64_SYSREG_CPACR_EL12 = 0xe882, |
1017 | | AARCH64_SYSREG_CPM_IOACC_CTL_EL3 = 0xff90, |
1018 | | AARCH64_SYSREG_CPTR_EL2 = 0xe08a, |
1019 | | AARCH64_SYSREG_CPTR_EL3 = 0xf08a, |
1020 | | AARCH64_SYSREG_CSSELR_EL1 = 0xd000, |
1021 | | AARCH64_SYSREG_CTR_EL0 = 0xd801, |
1022 | | AARCH64_SYSREG_CURRENTEL = 0xc212, |
1023 | | AARCH64_SYSREG_DACR32_EL2 = 0xe180, |
1024 | | AARCH64_SYSREG_DAIF = 0xda11, |
1025 | | AARCH64_SYSREG_DBGAUTHSTATUS_EL1 = 0x83f6, |
1026 | | AARCH64_SYSREG_DBGBCR0_EL1 = 0x8005, |
1027 | | AARCH64_SYSREG_DBGBCR10_EL1 = 0x8055, |
1028 | | AARCH64_SYSREG_DBGBCR11_EL1 = 0x805d, |
1029 | | AARCH64_SYSREG_DBGBCR12_EL1 = 0x8065, |
1030 | | AARCH64_SYSREG_DBGBCR13_EL1 = 0x806d, |
1031 | | AARCH64_SYSREG_DBGBCR14_EL1 = 0x8075, |
1032 | | AARCH64_SYSREG_DBGBCR15_EL1 = 0x807d, |
1033 | | AARCH64_SYSREG_DBGBCR1_EL1 = 0x800d, |
1034 | | AARCH64_SYSREG_DBGBCR2_EL1 = 0x8015, |
1035 | | AARCH64_SYSREG_DBGBCR3_EL1 = 0x801d, |
1036 | | AARCH64_SYSREG_DBGBCR4_EL1 = 0x8025, |
1037 | | AARCH64_SYSREG_DBGBCR5_EL1 = 0x802d, |
1038 | | AARCH64_SYSREG_DBGBCR6_EL1 = 0x8035, |
1039 | | AARCH64_SYSREG_DBGBCR7_EL1 = 0x803d, |
1040 | | AARCH64_SYSREG_DBGBCR8_EL1 = 0x8045, |
1041 | | AARCH64_SYSREG_DBGBCR9_EL1 = 0x804d, |
1042 | | AARCH64_SYSREG_DBGBVR0_EL1 = 0x8004, |
1043 | | AARCH64_SYSREG_DBGBVR10_EL1 = 0x8054, |
1044 | | AARCH64_SYSREG_DBGBVR11_EL1 = 0x805c, |
1045 | | AARCH64_SYSREG_DBGBVR12_EL1 = 0x8064, |
1046 | | AARCH64_SYSREG_DBGBVR13_EL1 = 0x806c, |
1047 | | AARCH64_SYSREG_DBGBVR14_EL1 = 0x8074, |
1048 | | AARCH64_SYSREG_DBGBVR15_EL1 = 0x807c, |
1049 | | AARCH64_SYSREG_DBGBVR1_EL1 = 0x800c, |
1050 | | AARCH64_SYSREG_DBGBVR2_EL1 = 0x8014, |
1051 | | AARCH64_SYSREG_DBGBVR3_EL1 = 0x801c, |
1052 | | AARCH64_SYSREG_DBGBVR4_EL1 = 0x8024, |
1053 | | AARCH64_SYSREG_DBGBVR5_EL1 = 0x802c, |
1054 | | AARCH64_SYSREG_DBGBVR6_EL1 = 0x8034, |
1055 | | AARCH64_SYSREG_DBGBVR7_EL1 = 0x803c, |
1056 | | AARCH64_SYSREG_DBGBVR8_EL1 = 0x8044, |
1057 | | AARCH64_SYSREG_DBGBVR9_EL1 = 0x804c, |
1058 | | AARCH64_SYSREG_DBGCLAIMCLR_EL1 = 0x83ce, |
1059 | | AARCH64_SYSREG_DBGCLAIMSET_EL1 = 0x83c6, |
1060 | | AARCH64_SYSREG_DBGDTRRX_EL0 = 0x9828, |
1061 | | AARCH64_SYSREG_DBGDTRTX_EL0 = 0x9828, |
1062 | | AARCH64_SYSREG_DBGDTR_EL0 = 0x9820, |
1063 | | AARCH64_SYSREG_DBGPRCR_EL1 = 0x80a4, |
1064 | | AARCH64_SYSREG_DBGVCR32_EL2 = 0xa038, |
1065 | | AARCH64_SYSREG_DBGWCR0_EL1 = 0x8007, |
1066 | | AARCH64_SYSREG_DBGWCR10_EL1 = 0x8057, |
1067 | | AARCH64_SYSREG_DBGWCR11_EL1 = 0x805f, |
1068 | | AARCH64_SYSREG_DBGWCR12_EL1 = 0x8067, |
1069 | | AARCH64_SYSREG_DBGWCR13_EL1 = 0x806f, |
1070 | | AARCH64_SYSREG_DBGWCR14_EL1 = 0x8077, |
1071 | | AARCH64_SYSREG_DBGWCR15_EL1 = 0x807f, |
1072 | | AARCH64_SYSREG_DBGWCR1_EL1 = 0x800f, |
1073 | | AARCH64_SYSREG_DBGWCR2_EL1 = 0x8017, |
1074 | | AARCH64_SYSREG_DBGWCR3_EL1 = 0x801f, |
1075 | | AARCH64_SYSREG_DBGWCR4_EL1 = 0x8027, |
1076 | | AARCH64_SYSREG_DBGWCR5_EL1 = 0x802f, |
1077 | | AARCH64_SYSREG_DBGWCR6_EL1 = 0x8037, |
1078 | | AARCH64_SYSREG_DBGWCR7_EL1 = 0x803f, |
1079 | | AARCH64_SYSREG_DBGWCR8_EL1 = 0x8047, |
1080 | | AARCH64_SYSREG_DBGWCR9_EL1 = 0x804f, |
1081 | | AARCH64_SYSREG_DBGWVR0_EL1 = 0x8006, |
1082 | | AARCH64_SYSREG_DBGWVR10_EL1 = 0x8056, |
1083 | | AARCH64_SYSREG_DBGWVR11_EL1 = 0x805e, |
1084 | | AARCH64_SYSREG_DBGWVR12_EL1 = 0x8066, |
1085 | | AARCH64_SYSREG_DBGWVR13_EL1 = 0x806e, |
1086 | | AARCH64_SYSREG_DBGWVR14_EL1 = 0x8076, |
1087 | | AARCH64_SYSREG_DBGWVR15_EL1 = 0x807e, |
1088 | | AARCH64_SYSREG_DBGWVR1_EL1 = 0x800e, |
1089 | | AARCH64_SYSREG_DBGWVR2_EL1 = 0x8016, |
1090 | | AARCH64_SYSREG_DBGWVR3_EL1 = 0x801e, |
1091 | | AARCH64_SYSREG_DBGWVR4_EL1 = 0x8026, |
1092 | | AARCH64_SYSREG_DBGWVR5_EL1 = 0x802e, |
1093 | | AARCH64_SYSREG_DBGWVR6_EL1 = 0x8036, |
1094 | | AARCH64_SYSREG_DBGWVR7_EL1 = 0x803e, |
1095 | | AARCH64_SYSREG_DBGWVR8_EL1 = 0x8046, |
1096 | | AARCH64_SYSREG_DBGWVR9_EL1 = 0x804e, |
1097 | | AARCH64_SYSREG_DCZID_EL0 = 0xd807, |
1098 | | AARCH64_SYSREG_DISR_EL1 = 0xc609, |
1099 | | AARCH64_SYSREG_DIT = 0xda15, |
1100 | | AARCH64_SYSREG_DLR_EL0 = 0xda29, |
1101 | | AARCH64_SYSREG_DSPSR_EL0 = 0xda28, |
1102 | | AARCH64_SYSREG_ELR_EL1 = 0xc201, |
1103 | | AARCH64_SYSREG_ELR_EL12 = 0xea01, |
1104 | | AARCH64_SYSREG_ELR_EL2 = 0xe201, |
1105 | | AARCH64_SYSREG_ELR_EL3 = 0xf201, |
1106 | | AARCH64_SYSREG_ERRIDR_EL1 = 0xc298, |
1107 | | AARCH64_SYSREG_ERRSELR_EL1 = 0xc299, |
1108 | | AARCH64_SYSREG_ERXADDR_EL1 = 0xc2a3, |
1109 | | AARCH64_SYSREG_ERXCTLR_EL1 = 0xc2a1, |
1110 | | AARCH64_SYSREG_ERXFR_EL1 = 0xc2a0, |
1111 | | AARCH64_SYSREG_ERXGSR_EL1 = 0xc29a, |
1112 | | AARCH64_SYSREG_ERXMISC0_EL1 = 0xc2a8, |
1113 | | AARCH64_SYSREG_ERXMISC1_EL1 = 0xc2a9, |
1114 | | AARCH64_SYSREG_ERXMISC2_EL1 = 0xc2aa, |
1115 | | AARCH64_SYSREG_ERXMISC3_EL1 = 0xc2ab, |
1116 | | AARCH64_SYSREG_ERXPFGCDN_EL1 = 0xc2a6, |
1117 | | AARCH64_SYSREG_ERXPFGCTL_EL1 = 0xc2a5, |
1118 | | AARCH64_SYSREG_ERXPFGF_EL1 = 0xc2a4, |
1119 | | AARCH64_SYSREG_ERXSTATUS_EL1 = 0xc2a2, |
1120 | | AARCH64_SYSREG_ESR_EL1 = 0xc290, |
1121 | | AARCH64_SYSREG_ESR_EL12 = 0xea90, |
1122 | | AARCH64_SYSREG_ESR_EL2 = 0xe290, |
1123 | | AARCH64_SYSREG_ESR_EL3 = 0xf290, |
1124 | | AARCH64_SYSREG_FAR_EL1 = 0xc300, |
1125 | | AARCH64_SYSREG_FAR_EL12 = 0xeb00, |
1126 | | AARCH64_SYSREG_FAR_EL2 = 0xe300, |
1127 | | AARCH64_SYSREG_FAR_EL3 = 0xf300, |
1128 | | AARCH64_SYSREG_FGWTE3_EL3 = 0xf08d, |
1129 | | AARCH64_SYSREG_FPCR = 0xda20, |
1130 | | AARCH64_SYSREG_FPEXC32_EL2 = 0xe298, |
1131 | | AARCH64_SYSREG_FPMR = 0xda22, |
1132 | | AARCH64_SYSREG_FPSR = 0xda21, |
1133 | | AARCH64_SYSREG_GCR_EL1 = 0xc086, |
1134 | | AARCH64_SYSREG_GCSCRE0_EL1 = 0xc12a, |
1135 | | AARCH64_SYSREG_GCSCR_EL1 = 0xc128, |
1136 | | AARCH64_SYSREG_GCSCR_EL12 = 0xe928, |
1137 | | AARCH64_SYSREG_GCSCR_EL2 = 0xe128, |
1138 | | AARCH64_SYSREG_GCSCR_EL3 = 0xf128, |
1139 | | AARCH64_SYSREG_GCSPR_EL0 = 0xd929, |
1140 | | AARCH64_SYSREG_GCSPR_EL1 = 0xc129, |
1141 | | AARCH64_SYSREG_GCSPR_EL12 = 0xe929, |
1142 | | AARCH64_SYSREG_GCSPR_EL2 = 0xe129, |
1143 | | AARCH64_SYSREG_GCSPR_EL3 = 0xf129, |
1144 | | AARCH64_SYSREG_GMID_EL1 = 0xc804, |
1145 | | AARCH64_SYSREG_GPCCR_EL3 = 0xf10e, |
1146 | | AARCH64_SYSREG_GPTBR_EL3 = 0xf10c, |
1147 | | AARCH64_SYSREG_HACDBSBR_EL2 = 0xe11c, |
1148 | | AARCH64_SYSREG_HACDBSCONS_EL2 = 0xe11d, |
1149 | | AARCH64_SYSREG_HACR_EL2 = 0xe08f, |
1150 | | AARCH64_SYSREG_HAFGRTR_EL2 = 0xe18e, |
1151 | | AARCH64_SYSREG_HCRX_EL2 = 0xe092, |
1152 | | AARCH64_SYSREG_HCR_EL2 = 0xe088, |
1153 | | AARCH64_SYSREG_HDBSSBR_EL2 = 0xe11a, |
1154 | | AARCH64_SYSREG_HDBSSPROD_EL2 = 0xe11b, |
1155 | | AARCH64_SYSREG_HDFGRTR2_EL2 = 0xe188, |
1156 | | AARCH64_SYSREG_HDFGRTR_EL2 = 0xe18c, |
1157 | | AARCH64_SYSREG_HDFGWTR2_EL2 = 0xe189, |
1158 | | AARCH64_SYSREG_HDFGWTR_EL2 = 0xe18d, |
1159 | | AARCH64_SYSREG_HFGITR2_EL2 = 0xe18f, |
1160 | | AARCH64_SYSREG_HFGITR_EL2 = 0xe08e, |
1161 | | AARCH64_SYSREG_HFGRTR2_EL2 = 0xe18a, |
1162 | | AARCH64_SYSREG_HFGRTR_EL2 = 0xe08c, |
1163 | | AARCH64_SYSREG_HFGWTR2_EL2 = 0xe18b, |
1164 | | AARCH64_SYSREG_HFGWTR_EL2 = 0xe08d, |
1165 | | AARCH64_SYSREG_HPFAR_EL2 = 0xe304, |
1166 | | AARCH64_SYSREG_HSTR_EL2 = 0xe08b, |
1167 | | AARCH64_SYSREG_ICC_AP0R0_EL1 = 0xc644, |
1168 | | AARCH64_SYSREG_ICC_AP0R1_EL1 = 0xc645, |
1169 | | AARCH64_SYSREG_ICC_AP0R2_EL1 = 0xc646, |
1170 | | AARCH64_SYSREG_ICC_AP0R3_EL1 = 0xc647, |
1171 | | AARCH64_SYSREG_ICC_AP1R0_EL1 = 0xc648, |
1172 | | AARCH64_SYSREG_ICC_AP1R1_EL1 = 0xc649, |
1173 | | AARCH64_SYSREG_ICC_AP1R2_EL1 = 0xc64a, |
1174 | | AARCH64_SYSREG_ICC_AP1R3_EL1 = 0xc64b, |
1175 | | AARCH64_SYSREG_ICC_ASGI1R_EL1 = 0xc65e, |
1176 | | AARCH64_SYSREG_ICC_BPR0_EL1 = 0xc643, |
1177 | | AARCH64_SYSREG_ICC_BPR1_EL1 = 0xc663, |
1178 | | AARCH64_SYSREG_ICC_CTLR_EL1 = 0xc664, |
1179 | | AARCH64_SYSREG_ICC_CTLR_EL3 = 0xf664, |
1180 | | AARCH64_SYSREG_ICC_DIR_EL1 = 0xc659, |
1181 | | AARCH64_SYSREG_ICC_EOIR0_EL1 = 0xc641, |
1182 | | AARCH64_SYSREG_ICC_EOIR1_EL1 = 0xc661, |
1183 | | AARCH64_SYSREG_ICC_HPPIR0_EL1 = 0xc642, |
1184 | | AARCH64_SYSREG_ICC_HPPIR1_EL1 = 0xc662, |
1185 | | AARCH64_SYSREG_ICC_IAR0_EL1 = 0xc640, |
1186 | | AARCH64_SYSREG_ICC_IAR1_EL1 = 0xc660, |
1187 | | AARCH64_SYSREG_ICC_IGRPEN0_EL1 = 0xc666, |
1188 | | AARCH64_SYSREG_ICC_IGRPEN1_EL1 = 0xc667, |
1189 | | AARCH64_SYSREG_ICC_IGRPEN1_EL3 = 0xf667, |
1190 | | AARCH64_SYSREG_ICC_NMIAR1_EL1 = 0xc64d, |
1191 | | AARCH64_SYSREG_ICC_PMR_EL1 = 0xc230, |
1192 | | AARCH64_SYSREG_ICC_RPR_EL1 = 0xc65b, |
1193 | | AARCH64_SYSREG_ICC_SGI0R_EL1 = 0xc65f, |
1194 | | AARCH64_SYSREG_ICC_SGI1R_EL1 = 0xc65d, |
1195 | | AARCH64_SYSREG_ICC_SRE_EL1 = 0xc665, |
1196 | | AARCH64_SYSREG_ICC_SRE_EL2 = 0xe64d, |
1197 | | AARCH64_SYSREG_ICC_SRE_EL3 = 0xf665, |
1198 | | AARCH64_SYSREG_ICH_AP0R0_EL2 = 0xe640, |
1199 | | AARCH64_SYSREG_ICH_AP0R1_EL2 = 0xe641, |
1200 | | AARCH64_SYSREG_ICH_AP0R2_EL2 = 0xe642, |
1201 | | AARCH64_SYSREG_ICH_AP0R3_EL2 = 0xe643, |
1202 | | AARCH64_SYSREG_ICH_AP1R0_EL2 = 0xe648, |
1203 | | AARCH64_SYSREG_ICH_AP1R1_EL2 = 0xe649, |
1204 | | AARCH64_SYSREG_ICH_AP1R2_EL2 = 0xe64a, |
1205 | | AARCH64_SYSREG_ICH_AP1R3_EL2 = 0xe64b, |
1206 | | AARCH64_SYSREG_ICH_EISR_EL2 = 0xe65b, |
1207 | | AARCH64_SYSREG_ICH_ELRSR_EL2 = 0xe65d, |
1208 | | AARCH64_SYSREG_ICH_HCR_EL2 = 0xe658, |
1209 | | AARCH64_SYSREG_ICH_LR0_EL2 = 0xe660, |
1210 | | AARCH64_SYSREG_ICH_LR10_EL2 = 0xe66a, |
1211 | | AARCH64_SYSREG_ICH_LR11_EL2 = 0xe66b, |
1212 | | AARCH64_SYSREG_ICH_LR12_EL2 = 0xe66c, |
1213 | | AARCH64_SYSREG_ICH_LR13_EL2 = 0xe66d, |
1214 | | AARCH64_SYSREG_ICH_LR14_EL2 = 0xe66e, |
1215 | | AARCH64_SYSREG_ICH_LR15_EL2 = 0xe66f, |
1216 | | AARCH64_SYSREG_ICH_LR1_EL2 = 0xe661, |
1217 | | AARCH64_SYSREG_ICH_LR2_EL2 = 0xe662, |
1218 | | AARCH64_SYSREG_ICH_LR3_EL2 = 0xe663, |
1219 | | AARCH64_SYSREG_ICH_LR4_EL2 = 0xe664, |
1220 | | AARCH64_SYSREG_ICH_LR5_EL2 = 0xe665, |
1221 | | AARCH64_SYSREG_ICH_LR6_EL2 = 0xe666, |
1222 | | AARCH64_SYSREG_ICH_LR7_EL2 = 0xe667, |
1223 | | AARCH64_SYSREG_ICH_LR8_EL2 = 0xe668, |
1224 | | AARCH64_SYSREG_ICH_LR9_EL2 = 0xe669, |
1225 | | AARCH64_SYSREG_ICH_MISR_EL2 = 0xe65a, |
1226 | | AARCH64_SYSREG_ICH_VMCR_EL2 = 0xe65f, |
1227 | | AARCH64_SYSREG_ICH_VTR_EL2 = 0xe659, |
1228 | | AARCH64_SYSREG_ID_AA64AFR0_EL1 = 0xc02c, |
1229 | | AARCH64_SYSREG_ID_AA64AFR1_EL1 = 0xc02d, |
1230 | | AARCH64_SYSREG_ID_AA64DFR0_EL1 = 0xc028, |
1231 | | AARCH64_SYSREG_ID_AA64DFR1_EL1 = 0xc029, |
1232 | | AARCH64_SYSREG_ID_AA64DFR2_EL1 = 0xc02a, |
1233 | | AARCH64_SYSREG_ID_AA64FPFR0_EL1 = 0xc027, |
1234 | | AARCH64_SYSREG_ID_AA64ISAR0_EL1 = 0xc030, |
1235 | | AARCH64_SYSREG_ID_AA64ISAR1_EL1 = 0xc031, |
1236 | | AARCH64_SYSREG_ID_AA64ISAR2_EL1 = 0xc032, |
1237 | | AARCH64_SYSREG_ID_AA64ISAR3_EL1 = 0xc033, |
1238 | | AARCH64_SYSREG_ID_AA64MMFR0_EL1 = 0xc038, |
1239 | | AARCH64_SYSREG_ID_AA64MMFR1_EL1 = 0xc039, |
1240 | | AARCH64_SYSREG_ID_AA64MMFR2_EL1 = 0xc03a, |
1241 | | AARCH64_SYSREG_ID_AA64MMFR3_EL1 = 0xc03b, |
1242 | | AARCH64_SYSREG_ID_AA64MMFR4_EL1 = 0xc03c, |
1243 | | AARCH64_SYSREG_ID_AA64PFR0_EL1 = 0xc020, |
1244 | | AARCH64_SYSREG_ID_AA64PFR1_EL1 = 0xc021, |
1245 | | AARCH64_SYSREG_ID_AA64PFR2_EL1 = 0xc022, |
1246 | | AARCH64_SYSREG_ID_AA64SMFR0_EL1 = 0xc025, |
1247 | | AARCH64_SYSREG_ID_AA64ZFR0_EL1 = 0xc024, |
1248 | | AARCH64_SYSREG_ID_AFR0_EL1 = 0xc00b, |
1249 | | AARCH64_SYSREG_ID_DFR0_EL1 = 0xc00a, |
1250 | | AARCH64_SYSREG_ID_DFR1_EL1 = 0xc01d, |
1251 | | AARCH64_SYSREG_ID_ISAR0_EL1 = 0xc010, |
1252 | | AARCH64_SYSREG_ID_ISAR1_EL1 = 0xc011, |
1253 | | AARCH64_SYSREG_ID_ISAR2_EL1 = 0xc012, |
1254 | | AARCH64_SYSREG_ID_ISAR3_EL1 = 0xc013, |
1255 | | AARCH64_SYSREG_ID_ISAR4_EL1 = 0xc014, |
1256 | | AARCH64_SYSREG_ID_ISAR5_EL1 = 0xc015, |
1257 | | AARCH64_SYSREG_ID_ISAR6_EL1 = 0xc017, |
1258 | | AARCH64_SYSREG_ID_MMFR0_EL1 = 0xc00c, |
1259 | | AARCH64_SYSREG_ID_MMFR1_EL1 = 0xc00d, |
1260 | | AARCH64_SYSREG_ID_MMFR2_EL1 = 0xc00e, |
1261 | | AARCH64_SYSREG_ID_MMFR3_EL1 = 0xc00f, |
1262 | | AARCH64_SYSREG_ID_MMFR4_EL1 = 0xc016, |
1263 | | AARCH64_SYSREG_ID_MMFR5_EL1 = 0xc01e, |
1264 | | AARCH64_SYSREG_ID_PFR0_EL1 = 0xc008, |
1265 | | AARCH64_SYSREG_ID_PFR1_EL1 = 0xc009, |
1266 | | AARCH64_SYSREG_ID_PFR2_EL1 = 0xc01c, |
1267 | | AARCH64_SYSREG_IFSR32_EL2 = 0xe281, |
1268 | | AARCH64_SYSREG_ISR_EL1 = 0xc608, |
1269 | | AARCH64_SYSREG_LORC_EL1 = 0xc523, |
1270 | | AARCH64_SYSREG_LOREA_EL1 = 0xc521, |
1271 | | AARCH64_SYSREG_LORID_EL1 = 0xc527, |
1272 | | AARCH64_SYSREG_LORN_EL1 = 0xc522, |
1273 | | AARCH64_SYSREG_LORSA_EL1 = 0xc520, |
1274 | | AARCH64_SYSREG_MAIR2_EL1 = 0xc511, |
1275 | | AARCH64_SYSREG_MAIR2_EL12 = 0xed11, |
1276 | | AARCH64_SYSREG_MAIR2_EL2 = 0xe509, |
1277 | | AARCH64_SYSREG_MAIR2_EL3 = 0xf509, |
1278 | | AARCH64_SYSREG_MAIR_EL1 = 0xc510, |
1279 | | AARCH64_SYSREG_MAIR_EL12 = 0xed10, |
1280 | | AARCH64_SYSREG_MAIR_EL2 = 0xe510, |
1281 | | AARCH64_SYSREG_MAIR_EL3 = 0xf510, |
1282 | | AARCH64_SYSREG_MDCCINT_EL1 = 0x8010, |
1283 | | AARCH64_SYSREG_MDCCSR_EL0 = 0x9808, |
1284 | | AARCH64_SYSREG_MDCR_EL2 = 0xe089, |
1285 | | AARCH64_SYSREG_MDCR_EL3 = 0xf099, |
1286 | | AARCH64_SYSREG_MDRAR_EL1 = 0x8080, |
1287 | | AARCH64_SYSREG_MDSCR_EL1 = 0x8012, |
1288 | | AARCH64_SYSREG_MDSELR_EL1 = 0x8022, |
1289 | | AARCH64_SYSREG_MDSTEPOP_EL1 = 0x802a, |
1290 | | AARCH64_SYSREG_MECIDR_EL2 = 0xe547, |
1291 | | AARCH64_SYSREG_MECID_A0_EL2 = 0xe541, |
1292 | | AARCH64_SYSREG_MECID_A1_EL2 = 0xe543, |
1293 | | AARCH64_SYSREG_MECID_P0_EL2 = 0xe540, |
1294 | | AARCH64_SYSREG_MECID_P1_EL2 = 0xe542, |
1295 | | AARCH64_SYSREG_MECID_RL_A_EL3 = 0xf551, |
1296 | | AARCH64_SYSREG_MFAR_EL3 = 0xf305, |
1297 | | AARCH64_SYSREG_MIDR_EL1 = 0xc000, |
1298 | | AARCH64_SYSREG_MPAM0_EL1 = 0xc529, |
1299 | | AARCH64_SYSREG_MPAM1_EL1 = 0xc528, |
1300 | | AARCH64_SYSREG_MPAM1_EL12 = 0xed28, |
1301 | | AARCH64_SYSREG_MPAM2_EL2 = 0xe528, |
1302 | | AARCH64_SYSREG_MPAM3_EL3 = 0xf528, |
1303 | | AARCH64_SYSREG_MPAMHCR_EL2 = 0xe520, |
1304 | | AARCH64_SYSREG_MPAMIDR_EL1 = 0xc524, |
1305 | | AARCH64_SYSREG_MPAMSM_EL1 = 0xc52b, |
1306 | | AARCH64_SYSREG_MPAMVPM0_EL2 = 0xe530, |
1307 | | AARCH64_SYSREG_MPAMVPM1_EL2 = 0xe531, |
1308 | | AARCH64_SYSREG_MPAMVPM2_EL2 = 0xe532, |
1309 | | AARCH64_SYSREG_MPAMVPM3_EL2 = 0xe533, |
1310 | | AARCH64_SYSREG_MPAMVPM4_EL2 = 0xe534, |
1311 | | AARCH64_SYSREG_MPAMVPM5_EL2 = 0xe535, |
1312 | | AARCH64_SYSREG_MPAMVPM6_EL2 = 0xe536, |
1313 | | AARCH64_SYSREG_MPAMVPM7_EL2 = 0xe537, |
1314 | | AARCH64_SYSREG_MPAMVPMV_EL2 = 0xe521, |
1315 | | AARCH64_SYSREG_MPIDR_EL1 = 0xc005, |
1316 | | AARCH64_SYSREG_MPUIR_EL1 = 0xc004, |
1317 | | AARCH64_SYSREG_MPUIR_EL2 = 0xe004, |
1318 | | AARCH64_SYSREG_MVFR0_EL1 = 0xc018, |
1319 | | AARCH64_SYSREG_MVFR1_EL1 = 0xc019, |
1320 | | AARCH64_SYSREG_MVFR2_EL1 = 0xc01a, |
1321 | | AARCH64_SYSREG_NZCV = 0xda10, |
1322 | | AARCH64_SYSREG_OSDLR_EL1 = 0x809c, |
1323 | | AARCH64_SYSREG_OSDTRRX_EL1 = 0x8002, |
1324 | | AARCH64_SYSREG_OSDTRTX_EL1 = 0x801a, |
1325 | | AARCH64_SYSREG_OSECCR_EL1 = 0x8032, |
1326 | | AARCH64_SYSREG_OSLAR_EL1 = 0x8084, |
1327 | | AARCH64_SYSREG_OSLSR_EL1 = 0x808c, |
1328 | | AARCH64_SYSREG_PAN = 0xc213, |
1329 | | AARCH64_SYSREG_PAR_EL1 = 0xc3a0, |
1330 | | AARCH64_SYSREG_PFAR_EL1 = 0xc305, |
1331 | | AARCH64_SYSREG_PFAR_EL12 = 0xeb05, |
1332 | | AARCH64_SYSREG_PFAR_EL2 = 0xe305, |
1333 | | AARCH64_SYSREG_PIRE0_EL1 = 0xc512, |
1334 | | AARCH64_SYSREG_PIRE0_EL12 = 0xed12, |
1335 | | AARCH64_SYSREG_PIRE0_EL2 = 0xe512, |
1336 | | AARCH64_SYSREG_PIR_EL1 = 0xc513, |
1337 | | AARCH64_SYSREG_PIR_EL12 = 0xed13, |
1338 | | AARCH64_SYSREG_PIR_EL2 = 0xe513, |
1339 | | AARCH64_SYSREG_PIR_EL3 = 0xf513, |
1340 | | AARCH64_SYSREG_PM = 0xc219, |
1341 | | AARCH64_SYSREG_PMBIDR_EL1 = 0xc4d7, |
1342 | | AARCH64_SYSREG_PMBLIMITR_EL1 = 0xc4d0, |
1343 | | AARCH64_SYSREG_PMBPTR_EL1 = 0xc4d1, |
1344 | | AARCH64_SYSREG_PMBSR_EL1 = 0xc4d3, |
1345 | | AARCH64_SYSREG_PMCCFILTR_EL0 = 0xdf7f, |
1346 | | AARCH64_SYSREG_PMCCNTR_EL0 = 0xdce8, |
1347 | | AARCH64_SYSREG_PMCCNTSVR_EL1 = 0x875f, |
1348 | | AARCH64_SYSREG_PMCEID0_EL0 = 0xdce6, |
1349 | | AARCH64_SYSREG_PMCEID1_EL0 = 0xdce7, |
1350 | | AARCH64_SYSREG_PMCNTENCLR_EL0 = 0xdce2, |
1351 | | AARCH64_SYSREG_PMCNTENSET_EL0 = 0xdce1, |
1352 | | AARCH64_SYSREG_PMCR_EL0 = 0xdce0, |
1353 | | AARCH64_SYSREG_PMECR_EL1 = 0xc4f5, |
1354 | | AARCH64_SYSREG_PMEVCNTR0_EL0 = 0xdf40, |
1355 | | AARCH64_SYSREG_PMEVCNTR10_EL0 = 0xdf4a, |
1356 | | AARCH64_SYSREG_PMEVCNTR11_EL0 = 0xdf4b, |
1357 | | AARCH64_SYSREG_PMEVCNTR12_EL0 = 0xdf4c, |
1358 | | AARCH64_SYSREG_PMEVCNTR13_EL0 = 0xdf4d, |
1359 | | AARCH64_SYSREG_PMEVCNTR14_EL0 = 0xdf4e, |
1360 | | AARCH64_SYSREG_PMEVCNTR15_EL0 = 0xdf4f, |
1361 | | AARCH64_SYSREG_PMEVCNTR16_EL0 = 0xdf50, |
1362 | | AARCH64_SYSREG_PMEVCNTR17_EL0 = 0xdf51, |
1363 | | AARCH64_SYSREG_PMEVCNTR18_EL0 = 0xdf52, |
1364 | | AARCH64_SYSREG_PMEVCNTR19_EL0 = 0xdf53, |
1365 | | AARCH64_SYSREG_PMEVCNTR1_EL0 = 0xdf41, |
1366 | | AARCH64_SYSREG_PMEVCNTR20_EL0 = 0xdf54, |
1367 | | AARCH64_SYSREG_PMEVCNTR21_EL0 = 0xdf55, |
1368 | | AARCH64_SYSREG_PMEVCNTR22_EL0 = 0xdf56, |
1369 | | AARCH64_SYSREG_PMEVCNTR23_EL0 = 0xdf57, |
1370 | | AARCH64_SYSREG_PMEVCNTR24_EL0 = 0xdf58, |
1371 | | AARCH64_SYSREG_PMEVCNTR25_EL0 = 0xdf59, |
1372 | | AARCH64_SYSREG_PMEVCNTR26_EL0 = 0xdf5a, |
1373 | | AARCH64_SYSREG_PMEVCNTR27_EL0 = 0xdf5b, |
1374 | | AARCH64_SYSREG_PMEVCNTR28_EL0 = 0xdf5c, |
1375 | | AARCH64_SYSREG_PMEVCNTR29_EL0 = 0xdf5d, |
1376 | | AARCH64_SYSREG_PMEVCNTR2_EL0 = 0xdf42, |
1377 | | AARCH64_SYSREG_PMEVCNTR30_EL0 = 0xdf5e, |
1378 | | AARCH64_SYSREG_PMEVCNTR3_EL0 = 0xdf43, |
1379 | | AARCH64_SYSREG_PMEVCNTR4_EL0 = 0xdf44, |
1380 | | AARCH64_SYSREG_PMEVCNTR5_EL0 = 0xdf45, |
1381 | | AARCH64_SYSREG_PMEVCNTR6_EL0 = 0xdf46, |
1382 | | AARCH64_SYSREG_PMEVCNTR7_EL0 = 0xdf47, |
1383 | | AARCH64_SYSREG_PMEVCNTR8_EL0 = 0xdf48, |
1384 | | AARCH64_SYSREG_PMEVCNTR9_EL0 = 0xdf49, |
1385 | | AARCH64_SYSREG_PMEVCNTSVR0_EL1 = 0x8740, |
1386 | | AARCH64_SYSREG_PMEVCNTSVR10_EL1 = 0x874a, |
1387 | | AARCH64_SYSREG_PMEVCNTSVR11_EL1 = 0x874b, |
1388 | | AARCH64_SYSREG_PMEVCNTSVR12_EL1 = 0x874c, |
1389 | | AARCH64_SYSREG_PMEVCNTSVR13_EL1 = 0x874d, |
1390 | | AARCH64_SYSREG_PMEVCNTSVR14_EL1 = 0x874e, |
1391 | | AARCH64_SYSREG_PMEVCNTSVR15_EL1 = 0x874f, |
1392 | | AARCH64_SYSREG_PMEVCNTSVR16_EL1 = 0x8750, |
1393 | | AARCH64_SYSREG_PMEVCNTSVR17_EL1 = 0x8751, |
1394 | | AARCH64_SYSREG_PMEVCNTSVR18_EL1 = 0x8752, |
1395 | | AARCH64_SYSREG_PMEVCNTSVR19_EL1 = 0x8753, |
1396 | | AARCH64_SYSREG_PMEVCNTSVR1_EL1 = 0x8741, |
1397 | | AARCH64_SYSREG_PMEVCNTSVR20_EL1 = 0x8754, |
1398 | | AARCH64_SYSREG_PMEVCNTSVR21_EL1 = 0x8755, |
1399 | | AARCH64_SYSREG_PMEVCNTSVR22_EL1 = 0x8756, |
1400 | | AARCH64_SYSREG_PMEVCNTSVR23_EL1 = 0x8757, |
1401 | | AARCH64_SYSREG_PMEVCNTSVR24_EL1 = 0x8758, |
1402 | | AARCH64_SYSREG_PMEVCNTSVR25_EL1 = 0x8759, |
1403 | | AARCH64_SYSREG_PMEVCNTSVR26_EL1 = 0x875a, |
1404 | | AARCH64_SYSREG_PMEVCNTSVR27_EL1 = 0x875b, |
1405 | | AARCH64_SYSREG_PMEVCNTSVR28_EL1 = 0x875c, |
1406 | | AARCH64_SYSREG_PMEVCNTSVR29_EL1 = 0x875d, |
1407 | | AARCH64_SYSREG_PMEVCNTSVR2_EL1 = 0x8742, |
1408 | | AARCH64_SYSREG_PMEVCNTSVR30_EL1 = 0x875e, |
1409 | | AARCH64_SYSREG_PMEVCNTSVR3_EL1 = 0x8743, |
1410 | | AARCH64_SYSREG_PMEVCNTSVR4_EL1 = 0x8744, |
1411 | | AARCH64_SYSREG_PMEVCNTSVR5_EL1 = 0x8745, |
1412 | | AARCH64_SYSREG_PMEVCNTSVR6_EL1 = 0x8746, |
1413 | | AARCH64_SYSREG_PMEVCNTSVR7_EL1 = 0x8747, |
1414 | | AARCH64_SYSREG_PMEVCNTSVR8_EL1 = 0x8748, |
1415 | | AARCH64_SYSREG_PMEVCNTSVR9_EL1 = 0x8749, |
1416 | | AARCH64_SYSREG_PMEVTYPER0_EL0 = 0xdf60, |
1417 | | AARCH64_SYSREG_PMEVTYPER10_EL0 = 0xdf6a, |
1418 | | AARCH64_SYSREG_PMEVTYPER11_EL0 = 0xdf6b, |
1419 | | AARCH64_SYSREG_PMEVTYPER12_EL0 = 0xdf6c, |
1420 | | AARCH64_SYSREG_PMEVTYPER13_EL0 = 0xdf6d, |
1421 | | AARCH64_SYSREG_PMEVTYPER14_EL0 = 0xdf6e, |
1422 | | AARCH64_SYSREG_PMEVTYPER15_EL0 = 0xdf6f, |
1423 | | AARCH64_SYSREG_PMEVTYPER16_EL0 = 0xdf70, |
1424 | | AARCH64_SYSREG_PMEVTYPER17_EL0 = 0xdf71, |
1425 | | AARCH64_SYSREG_PMEVTYPER18_EL0 = 0xdf72, |
1426 | | AARCH64_SYSREG_PMEVTYPER19_EL0 = 0xdf73, |
1427 | | AARCH64_SYSREG_PMEVTYPER1_EL0 = 0xdf61, |
1428 | | AARCH64_SYSREG_PMEVTYPER20_EL0 = 0xdf74, |
1429 | | AARCH64_SYSREG_PMEVTYPER21_EL0 = 0xdf75, |
1430 | | AARCH64_SYSREG_PMEVTYPER22_EL0 = 0xdf76, |
1431 | | AARCH64_SYSREG_PMEVTYPER23_EL0 = 0xdf77, |
1432 | | AARCH64_SYSREG_PMEVTYPER24_EL0 = 0xdf78, |
1433 | | AARCH64_SYSREG_PMEVTYPER25_EL0 = 0xdf79, |
1434 | | AARCH64_SYSREG_PMEVTYPER26_EL0 = 0xdf7a, |
1435 | | AARCH64_SYSREG_PMEVTYPER27_EL0 = 0xdf7b, |
1436 | | AARCH64_SYSREG_PMEVTYPER28_EL0 = 0xdf7c, |
1437 | | AARCH64_SYSREG_PMEVTYPER29_EL0 = 0xdf7d, |
1438 | | AARCH64_SYSREG_PMEVTYPER2_EL0 = 0xdf62, |
1439 | | AARCH64_SYSREG_PMEVTYPER30_EL0 = 0xdf7e, |
1440 | | AARCH64_SYSREG_PMEVTYPER3_EL0 = 0xdf63, |
1441 | | AARCH64_SYSREG_PMEVTYPER4_EL0 = 0xdf64, |
1442 | | AARCH64_SYSREG_PMEVTYPER5_EL0 = 0xdf65, |
1443 | | AARCH64_SYSREG_PMEVTYPER6_EL0 = 0xdf66, |
1444 | | AARCH64_SYSREG_PMEVTYPER7_EL0 = 0xdf67, |
1445 | | AARCH64_SYSREG_PMEVTYPER8_EL0 = 0xdf68, |
1446 | | AARCH64_SYSREG_PMEVTYPER9_EL0 = 0xdf69, |
1447 | | AARCH64_SYSREG_PMIAR_EL1 = 0xc4f7, |
1448 | | AARCH64_SYSREG_PMICFILTR_EL0 = 0xdcb0, |
1449 | | AARCH64_SYSREG_PMICNTR_EL0 = 0xdca0, |
1450 | | AARCH64_SYSREG_PMICNTSVR_EL1 = 0x8760, |
1451 | | AARCH64_SYSREG_PMINTENCLR_EL1 = 0xc4f2, |
1452 | | AARCH64_SYSREG_PMINTENSET_EL1 = 0xc4f1, |
1453 | | AARCH64_SYSREG_PMMIR_EL1 = 0xc4f6, |
1454 | | AARCH64_SYSREG_PMOVSCLR_EL0 = 0xdce3, |
1455 | | AARCH64_SYSREG_PMOVSSET_EL0 = 0xdcf3, |
1456 | | AARCH64_SYSREG_PMSCR_EL1 = 0xc4c8, |
1457 | | AARCH64_SYSREG_PMSCR_EL12 = 0xecc8, |
1458 | | AARCH64_SYSREG_PMSCR_EL2 = 0xe4c8, |
1459 | | AARCH64_SYSREG_PMSDSFR_EL1 = 0xc4d4, |
1460 | | AARCH64_SYSREG_PMSELR_EL0 = 0xdce5, |
1461 | | AARCH64_SYSREG_PMSEVFR_EL1 = 0xc4cd, |
1462 | | AARCH64_SYSREG_PMSFCR_EL1 = 0xc4cc, |
1463 | | AARCH64_SYSREG_PMSICR_EL1 = 0xc4ca, |
1464 | | AARCH64_SYSREG_PMSIDR_EL1 = 0xc4cf, |
1465 | | AARCH64_SYSREG_PMSIRR_EL1 = 0xc4cb, |
1466 | | AARCH64_SYSREG_PMSLATFR_EL1 = 0xc4ce, |
1467 | | AARCH64_SYSREG_PMSNEVFR_EL1 = 0xc4c9, |
1468 | | AARCH64_SYSREG_PMSSCR_EL1 = 0xc4eb, |
1469 | | AARCH64_SYSREG_PMSWINC_EL0 = 0xdce4, |
1470 | | AARCH64_SYSREG_PMUACR_EL1 = 0xc4f4, |
1471 | | AARCH64_SYSREG_PMUSERENR_EL0 = 0xdcf0, |
1472 | | AARCH64_SYSREG_PMXEVCNTR_EL0 = 0xdcea, |
1473 | | AARCH64_SYSREG_PMXEVTYPER_EL0 = 0xdce9, |
1474 | | AARCH64_SYSREG_PMZR_EL0 = 0xdcec, |
1475 | | AARCH64_SYSREG_POR_EL0 = 0xdd14, |
1476 | | AARCH64_SYSREG_POR_EL1 = 0xc514, |
1477 | | AARCH64_SYSREG_POR_EL12 = 0xed14, |
1478 | | AARCH64_SYSREG_POR_EL2 = 0xe514, |
1479 | | AARCH64_SYSREG_POR_EL3 = 0xf514, |
1480 | | AARCH64_SYSREG_PRBAR10_EL1 = 0xc368, |
1481 | | AARCH64_SYSREG_PRBAR10_EL2 = 0xe368, |
1482 | | AARCH64_SYSREG_PRBAR11_EL1 = 0xc36c, |
1483 | | AARCH64_SYSREG_PRBAR11_EL2 = 0xe36c, |
1484 | | AARCH64_SYSREG_PRBAR12_EL1 = 0xc370, |
1485 | | AARCH64_SYSREG_PRBAR12_EL2 = 0xe370, |
1486 | | AARCH64_SYSREG_PRBAR13_EL1 = 0xc374, |
1487 | | AARCH64_SYSREG_PRBAR13_EL2 = 0xe374, |
1488 | | AARCH64_SYSREG_PRBAR14_EL1 = 0xc378, |
1489 | | AARCH64_SYSREG_PRBAR14_EL2 = 0xe378, |
1490 | | AARCH64_SYSREG_PRBAR15_EL1 = 0xc37c, |
1491 | | AARCH64_SYSREG_PRBAR15_EL2 = 0xe37c, |
1492 | | AARCH64_SYSREG_PRBAR1_EL1 = 0xc344, |
1493 | | AARCH64_SYSREG_PRBAR1_EL2 = 0xe344, |
1494 | | AARCH64_SYSREG_PRBAR2_EL1 = 0xc348, |
1495 | | AARCH64_SYSREG_PRBAR2_EL2 = 0xe348, |
1496 | | AARCH64_SYSREG_PRBAR3_EL1 = 0xc34c, |
1497 | | AARCH64_SYSREG_PRBAR3_EL2 = 0xe34c, |
1498 | | AARCH64_SYSREG_PRBAR4_EL1 = 0xc350, |
1499 | | AARCH64_SYSREG_PRBAR4_EL2 = 0xe350, |
1500 | | AARCH64_SYSREG_PRBAR5_EL1 = 0xc354, |
1501 | | AARCH64_SYSREG_PRBAR5_EL2 = 0xe354, |
1502 | | AARCH64_SYSREG_PRBAR6_EL1 = 0xc358, |
1503 | | AARCH64_SYSREG_PRBAR6_EL2 = 0xe358, |
1504 | | AARCH64_SYSREG_PRBAR7_EL1 = 0xc35c, |
1505 | | AARCH64_SYSREG_PRBAR7_EL2 = 0xe35c, |
1506 | | AARCH64_SYSREG_PRBAR8_EL1 = 0xc360, |
1507 | | AARCH64_SYSREG_PRBAR8_EL2 = 0xe360, |
1508 | | AARCH64_SYSREG_PRBAR9_EL1 = 0xc364, |
1509 | | AARCH64_SYSREG_PRBAR9_EL2 = 0xe364, |
1510 | | AARCH64_SYSREG_PRBAR_EL1 = 0xc340, |
1511 | | AARCH64_SYSREG_PRBAR_EL2 = 0xe340, |
1512 | | AARCH64_SYSREG_PRENR_EL1 = 0xc309, |
1513 | | AARCH64_SYSREG_PRENR_EL2 = 0xe309, |
1514 | | AARCH64_SYSREG_PRLAR10_EL1 = 0xc369, |
1515 | | AARCH64_SYSREG_PRLAR10_EL2 = 0xe369, |
1516 | | AARCH64_SYSREG_PRLAR11_EL1 = 0xc36d, |
1517 | | AARCH64_SYSREG_PRLAR11_EL2 = 0xe36d, |
1518 | | AARCH64_SYSREG_PRLAR12_EL1 = 0xc371, |
1519 | | AARCH64_SYSREG_PRLAR12_EL2 = 0xe371, |
1520 | | AARCH64_SYSREG_PRLAR13_EL1 = 0xc375, |
1521 | | AARCH64_SYSREG_PRLAR13_EL2 = 0xe375, |
1522 | | AARCH64_SYSREG_PRLAR14_EL1 = 0xc379, |
1523 | | AARCH64_SYSREG_PRLAR14_EL2 = 0xe379, |
1524 | | AARCH64_SYSREG_PRLAR15_EL1 = 0xc37d, |
1525 | | AARCH64_SYSREG_PRLAR15_EL2 = 0xe37d, |
1526 | | AARCH64_SYSREG_PRLAR1_EL1 = 0xc345, |
1527 | | AARCH64_SYSREG_PRLAR1_EL2 = 0xe345, |
1528 | | AARCH64_SYSREG_PRLAR2_EL1 = 0xc349, |
1529 | | AARCH64_SYSREG_PRLAR2_EL2 = 0xe349, |
1530 | | AARCH64_SYSREG_PRLAR3_EL1 = 0xc34d, |
1531 | | AARCH64_SYSREG_PRLAR3_EL2 = 0xe34d, |
1532 | | AARCH64_SYSREG_PRLAR4_EL1 = 0xc351, |
1533 | | AARCH64_SYSREG_PRLAR4_EL2 = 0xe351, |
1534 | | AARCH64_SYSREG_PRLAR5_EL1 = 0xc355, |
1535 | | AARCH64_SYSREG_PRLAR5_EL2 = 0xe355, |
1536 | | AARCH64_SYSREG_PRLAR6_EL1 = 0xc359, |
1537 | | AARCH64_SYSREG_PRLAR6_EL2 = 0xe359, |
1538 | | AARCH64_SYSREG_PRLAR7_EL1 = 0xc35d, |
1539 | | AARCH64_SYSREG_PRLAR7_EL2 = 0xe35d, |
1540 | | AARCH64_SYSREG_PRLAR8_EL1 = 0xc361, |
1541 | | AARCH64_SYSREG_PRLAR8_EL2 = 0xe361, |
1542 | | AARCH64_SYSREG_PRLAR9_EL1 = 0xc365, |
1543 | | AARCH64_SYSREG_PRLAR9_EL2 = 0xe365, |
1544 | | AARCH64_SYSREG_PRLAR_EL1 = 0xc341, |
1545 | | AARCH64_SYSREG_PRLAR_EL2 = 0xe341, |
1546 | | AARCH64_SYSREG_PRSELR_EL1 = 0xc311, |
1547 | | AARCH64_SYSREG_PRSELR_EL2 = 0xe311, |
1548 | | AARCH64_SYSREG_RCWMASK_EL1 = 0xc686, |
1549 | | AARCH64_SYSREG_RCWSMASK_EL1 = 0xc683, |
1550 | | AARCH64_SYSREG_REVIDR_EL1 = 0xc006, |
1551 | | AARCH64_SYSREG_RGSR_EL1 = 0xc085, |
1552 | | AARCH64_SYSREG_RMR_EL1 = 0xc602, |
1553 | | AARCH64_SYSREG_RMR_EL2 = 0xe602, |
1554 | | AARCH64_SYSREG_RMR_EL3 = 0xf602, |
1555 | | AARCH64_SYSREG_RNDR = 0xd920, |
1556 | | AARCH64_SYSREG_RNDRRS = 0xd921, |
1557 | | AARCH64_SYSREG_RVBAR_EL1 = 0xc601, |
1558 | | AARCH64_SYSREG_RVBAR_EL2 = 0xe601, |
1559 | | AARCH64_SYSREG_RVBAR_EL3 = 0xf601, |
1560 | | AARCH64_SYSREG_S2PIR_EL2 = 0xe515, |
1561 | | AARCH64_SYSREG_S2POR_EL1 = 0xc515, |
1562 | | AARCH64_SYSREG_SCR_EL3 = 0xf088, |
1563 | | AARCH64_SYSREG_SCTLR2_EL1 = 0xc083, |
1564 | | AARCH64_SYSREG_SCTLR2_EL12 = 0xe883, |
1565 | | AARCH64_SYSREG_SCTLR2_EL2 = 0xe083, |
1566 | | AARCH64_SYSREG_SCTLR2_EL3 = 0xf083, |
1567 | | AARCH64_SYSREG_SCTLR_EL1 = 0xc080, |
1568 | | AARCH64_SYSREG_SCTLR_EL12 = 0xe880, |
1569 | | AARCH64_SYSREG_SCTLR_EL2 = 0xe080, |
1570 | | AARCH64_SYSREG_SCTLR_EL3 = 0xf080, |
1571 | | AARCH64_SYSREG_SCXTNUM_EL0 = 0xde87, |
1572 | | AARCH64_SYSREG_SCXTNUM_EL1 = 0xc687, |
1573 | | AARCH64_SYSREG_SCXTNUM_EL12 = 0xee87, |
1574 | | AARCH64_SYSREG_SCXTNUM_EL2 = 0xe687, |
1575 | | AARCH64_SYSREG_SCXTNUM_EL3 = 0xf687, |
1576 | | AARCH64_SYSREG_SDER32_EL2 = 0xe099, |
1577 | | AARCH64_SYSREG_SDER32_EL3 = 0xf089, |
1578 | | AARCH64_SYSREG_SMCR_EL1 = 0xc096, |
1579 | | AARCH64_SYSREG_SMCR_EL12 = 0xe896, |
1580 | | AARCH64_SYSREG_SMCR_EL2 = 0xe096, |
1581 | | AARCH64_SYSREG_SMCR_EL3 = 0xf096, |
1582 | | AARCH64_SYSREG_SMIDR_EL1 = 0xc806, |
1583 | | AARCH64_SYSREG_SMPRIMAP_EL2 = 0xe095, |
1584 | | AARCH64_SYSREG_SMPRI_EL1 = 0xc094, |
1585 | | AARCH64_SYSREG_SPMACCESSR_EL1 = 0x84eb, |
1586 | | AARCH64_SYSREG_SPMACCESSR_EL12 = 0xaceb, |
1587 | | AARCH64_SYSREG_SPMACCESSR_EL2 = 0xa4eb, |
1588 | | AARCH64_SYSREG_SPMACCESSR_EL3 = 0xb4eb, |
1589 | | AARCH64_SYSREG_SPMCFGR_EL1 = 0x84ef, |
1590 | | AARCH64_SYSREG_SPMCGCR0_EL1 = 0x84e8, |
1591 | | AARCH64_SYSREG_SPMCGCR1_EL1 = 0x84e9, |
1592 | | AARCH64_SYSREG_SPMCNTENCLR_EL0 = 0x9ce2, |
1593 | | AARCH64_SYSREG_SPMCNTENSET_EL0 = 0x9ce1, |
1594 | | AARCH64_SYSREG_SPMCR_EL0 = 0x9ce0, |
1595 | | AARCH64_SYSREG_SPMDEVAFF_EL1 = 0x84ee, |
1596 | | AARCH64_SYSREG_SPMDEVARCH_EL1 = 0x84ed, |
1597 | | AARCH64_SYSREG_SPMEVCNTR0_EL0 = 0x9f00, |
1598 | | AARCH64_SYSREG_SPMEVCNTR10_EL0 = 0x9f0a, |
1599 | | AARCH64_SYSREG_SPMEVCNTR11_EL0 = 0x9f0b, |
1600 | | AARCH64_SYSREG_SPMEVCNTR12_EL0 = 0x9f0c, |
1601 | | AARCH64_SYSREG_SPMEVCNTR13_EL0 = 0x9f0d, |
1602 | | AARCH64_SYSREG_SPMEVCNTR14_EL0 = 0x9f0e, |
1603 | | AARCH64_SYSREG_SPMEVCNTR15_EL0 = 0x9f0f, |
1604 | | AARCH64_SYSREG_SPMEVCNTR1_EL0 = 0x9f01, |
1605 | | AARCH64_SYSREG_SPMEVCNTR2_EL0 = 0x9f02, |
1606 | | AARCH64_SYSREG_SPMEVCNTR3_EL0 = 0x9f03, |
1607 | | AARCH64_SYSREG_SPMEVCNTR4_EL0 = 0x9f04, |
1608 | | AARCH64_SYSREG_SPMEVCNTR5_EL0 = 0x9f05, |
1609 | | AARCH64_SYSREG_SPMEVCNTR6_EL0 = 0x9f06, |
1610 | | AARCH64_SYSREG_SPMEVCNTR7_EL0 = 0x9f07, |
1611 | | AARCH64_SYSREG_SPMEVCNTR8_EL0 = 0x9f08, |
1612 | | AARCH64_SYSREG_SPMEVCNTR9_EL0 = 0x9f09, |
1613 | | AARCH64_SYSREG_SPMEVFILT2R0_EL0 = 0x9f30, |
1614 | | AARCH64_SYSREG_SPMEVFILT2R10_EL0 = 0x9f3a, |
1615 | | AARCH64_SYSREG_SPMEVFILT2R11_EL0 = 0x9f3b, |
1616 | | AARCH64_SYSREG_SPMEVFILT2R12_EL0 = 0x9f3c, |
1617 | | AARCH64_SYSREG_SPMEVFILT2R13_EL0 = 0x9f3d, |
1618 | | AARCH64_SYSREG_SPMEVFILT2R14_EL0 = 0x9f3e, |
1619 | | AARCH64_SYSREG_SPMEVFILT2R15_EL0 = 0x9f3f, |
1620 | | AARCH64_SYSREG_SPMEVFILT2R1_EL0 = 0x9f31, |
1621 | | AARCH64_SYSREG_SPMEVFILT2R2_EL0 = 0x9f32, |
1622 | | AARCH64_SYSREG_SPMEVFILT2R3_EL0 = 0x9f33, |
1623 | | AARCH64_SYSREG_SPMEVFILT2R4_EL0 = 0x9f34, |
1624 | | AARCH64_SYSREG_SPMEVFILT2R5_EL0 = 0x9f35, |
1625 | | AARCH64_SYSREG_SPMEVFILT2R6_EL0 = 0x9f36, |
1626 | | AARCH64_SYSREG_SPMEVFILT2R7_EL0 = 0x9f37, |
1627 | | AARCH64_SYSREG_SPMEVFILT2R8_EL0 = 0x9f38, |
1628 | | AARCH64_SYSREG_SPMEVFILT2R9_EL0 = 0x9f39, |
1629 | | AARCH64_SYSREG_SPMEVFILTR0_EL0 = 0x9f20, |
1630 | | AARCH64_SYSREG_SPMEVFILTR10_EL0 = 0x9f2a, |
1631 | | AARCH64_SYSREG_SPMEVFILTR11_EL0 = 0x9f2b, |
1632 | | AARCH64_SYSREG_SPMEVFILTR12_EL0 = 0x9f2c, |
1633 | | AARCH64_SYSREG_SPMEVFILTR13_EL0 = 0x9f2d, |
1634 | | AARCH64_SYSREG_SPMEVFILTR14_EL0 = 0x9f2e, |
1635 | | AARCH64_SYSREG_SPMEVFILTR15_EL0 = 0x9f2f, |
1636 | | AARCH64_SYSREG_SPMEVFILTR1_EL0 = 0x9f21, |
1637 | | AARCH64_SYSREG_SPMEVFILTR2_EL0 = 0x9f22, |
1638 | | AARCH64_SYSREG_SPMEVFILTR3_EL0 = 0x9f23, |
1639 | | AARCH64_SYSREG_SPMEVFILTR4_EL0 = 0x9f24, |
1640 | | AARCH64_SYSREG_SPMEVFILTR5_EL0 = 0x9f25, |
1641 | | AARCH64_SYSREG_SPMEVFILTR6_EL0 = 0x9f26, |
1642 | | AARCH64_SYSREG_SPMEVFILTR7_EL0 = 0x9f27, |
1643 | | AARCH64_SYSREG_SPMEVFILTR8_EL0 = 0x9f28, |
1644 | | AARCH64_SYSREG_SPMEVFILTR9_EL0 = 0x9f29, |
1645 | | AARCH64_SYSREG_SPMEVTYPER0_EL0 = 0x9f10, |
1646 | | AARCH64_SYSREG_SPMEVTYPER10_EL0 = 0x9f1a, |
1647 | | AARCH64_SYSREG_SPMEVTYPER11_EL0 = 0x9f1b, |
1648 | | AARCH64_SYSREG_SPMEVTYPER12_EL0 = 0x9f1c, |
1649 | | AARCH64_SYSREG_SPMEVTYPER13_EL0 = 0x9f1d, |
1650 | | AARCH64_SYSREG_SPMEVTYPER14_EL0 = 0x9f1e, |
1651 | | AARCH64_SYSREG_SPMEVTYPER15_EL0 = 0x9f1f, |
1652 | | AARCH64_SYSREG_SPMEVTYPER1_EL0 = 0x9f11, |
1653 | | AARCH64_SYSREG_SPMEVTYPER2_EL0 = 0x9f12, |
1654 | | AARCH64_SYSREG_SPMEVTYPER3_EL0 = 0x9f13, |
1655 | | AARCH64_SYSREG_SPMEVTYPER4_EL0 = 0x9f14, |
1656 | | AARCH64_SYSREG_SPMEVTYPER5_EL0 = 0x9f15, |
1657 | | AARCH64_SYSREG_SPMEVTYPER6_EL0 = 0x9f16, |
1658 | | AARCH64_SYSREG_SPMEVTYPER7_EL0 = 0x9f17, |
1659 | | AARCH64_SYSREG_SPMEVTYPER8_EL0 = 0x9f18, |
1660 | | AARCH64_SYSREG_SPMEVTYPER9_EL0 = 0x9f19, |
1661 | | AARCH64_SYSREG_SPMIIDR_EL1 = 0x84ec, |
1662 | | AARCH64_SYSREG_SPMINTENCLR_EL1 = 0x84f2, |
1663 | | AARCH64_SYSREG_SPMINTENSET_EL1 = 0x84f1, |
1664 | | AARCH64_SYSREG_SPMOVSCLR_EL0 = 0x9ce3, |
1665 | | AARCH64_SYSREG_SPMOVSSET_EL0 = 0x9cf3, |
1666 | | AARCH64_SYSREG_SPMROOTCR_EL3 = 0xb4f7, |
1667 | | AARCH64_SYSREG_SPMSCR_EL1 = 0xbcf7, |
1668 | | AARCH64_SYSREG_SPMSELR_EL0 = 0x9ce5, |
1669 | | AARCH64_SYSREG_SPMZR_EL0 = 0x9ce4, |
1670 | | AARCH64_SYSREG_SPSEL = 0xc210, |
1671 | | AARCH64_SYSREG_SPSR_ABT = 0xe219, |
1672 | | AARCH64_SYSREG_SPSR_EL1 = 0xc200, |
1673 | | AARCH64_SYSREG_SPSR_EL12 = 0xea00, |
1674 | | AARCH64_SYSREG_SPSR_EL2 = 0xe200, |
1675 | | AARCH64_SYSREG_SPSR_EL3 = 0xf200, |
1676 | | AARCH64_SYSREG_SPSR_FIQ = 0xe21b, |
1677 | | AARCH64_SYSREG_SPSR_IRQ = 0xe218, |
1678 | | AARCH64_SYSREG_SPSR_UND = 0xe21a, |
1679 | | AARCH64_SYSREG_SP_EL0 = 0xc208, |
1680 | | AARCH64_SYSREG_SP_EL1 = 0xe208, |
1681 | | AARCH64_SYSREG_SP_EL2 = 0xf208, |
1682 | | AARCH64_SYSREG_SSBS = 0xda16, |
1683 | | AARCH64_SYSREG_SVCR = 0xda12, |
1684 | | AARCH64_SYSREG_TCO = 0xda17, |
1685 | | AARCH64_SYSREG_TCR2_EL1 = 0xc103, |
1686 | | AARCH64_SYSREG_TCR2_EL12 = 0xe903, |
1687 | | AARCH64_SYSREG_TCR2_EL2 = 0xe103, |
1688 | | AARCH64_SYSREG_TCR_EL1 = 0xc102, |
1689 | | AARCH64_SYSREG_TCR_EL12 = 0xe902, |
1690 | | AARCH64_SYSREG_TCR_EL2 = 0xe102, |
1691 | | AARCH64_SYSREG_TCR_EL3 = 0xf102, |
1692 | | AARCH64_SYSREG_TEECR32_EL1 = 0x9000, |
1693 | | AARCH64_SYSREG_TEEHBR32_EL1 = 0x9080, |
1694 | | AARCH64_SYSREG_TFSRE0_EL1 = 0xc2b1, |
1695 | | AARCH64_SYSREG_TFSR_EL1 = 0xc2b0, |
1696 | | AARCH64_SYSREG_TFSR_EL12 = 0xeab0, |
1697 | | AARCH64_SYSREG_TFSR_EL2 = 0xe2b0, |
1698 | | AARCH64_SYSREG_TFSR_EL3 = 0xf2b0, |
1699 | | AARCH64_SYSREG_TPIDR2_EL0 = 0xde85, |
1700 | | AARCH64_SYSREG_TPIDRRO_EL0 = 0xde83, |
1701 | | AARCH64_SYSREG_TPIDR_EL0 = 0xde82, |
1702 | | AARCH64_SYSREG_TPIDR_EL1 = 0xc684, |
1703 | | AARCH64_SYSREG_TPIDR_EL2 = 0xe682, |
1704 | | AARCH64_SYSREG_TPIDR_EL3 = 0xf682, |
1705 | | AARCH64_SYSREG_TRBBASER_EL1 = 0xc4da, |
1706 | | AARCH64_SYSREG_TRBIDR_EL1 = 0xc4df, |
1707 | | AARCH64_SYSREG_TRBLIMITR_EL1 = 0xc4d8, |
1708 | | AARCH64_SYSREG_TRBMAR_EL1 = 0xc4dc, |
1709 | | AARCH64_SYSREG_TRBPTR_EL1 = 0xc4d9, |
1710 | | AARCH64_SYSREG_TRBSR_EL1 = 0xc4db, |
1711 | | AARCH64_SYSREG_TRBTRG_EL1 = 0xc4de, |
1712 | | AARCH64_SYSREG_TRCACATR0 = 0x8902, |
1713 | | AARCH64_SYSREG_TRCACATR1 = 0x8912, |
1714 | | AARCH64_SYSREG_TRCACATR10 = 0x8923, |
1715 | | AARCH64_SYSREG_TRCACATR11 = 0x8933, |
1716 | | AARCH64_SYSREG_TRCACATR12 = 0x8943, |
1717 | | AARCH64_SYSREG_TRCACATR13 = 0x8953, |
1718 | | AARCH64_SYSREG_TRCACATR14 = 0x8963, |
1719 | | AARCH64_SYSREG_TRCACATR15 = 0x8973, |
1720 | | AARCH64_SYSREG_TRCACATR2 = 0x8922, |
1721 | | AARCH64_SYSREG_TRCACATR3 = 0x8932, |
1722 | | AARCH64_SYSREG_TRCACATR4 = 0x8942, |
1723 | | AARCH64_SYSREG_TRCACATR5 = 0x8952, |
1724 | | AARCH64_SYSREG_TRCACATR6 = 0x8962, |
1725 | | AARCH64_SYSREG_TRCACATR7 = 0x8972, |
1726 | | AARCH64_SYSREG_TRCACATR8 = 0x8903, |
1727 | | AARCH64_SYSREG_TRCACATR9 = 0x8913, |
1728 | | AARCH64_SYSREG_TRCACVR0 = 0x8900, |
1729 | | AARCH64_SYSREG_TRCACVR1 = 0x8910, |
1730 | | AARCH64_SYSREG_TRCACVR10 = 0x8921, |
1731 | | AARCH64_SYSREG_TRCACVR11 = 0x8931, |
1732 | | AARCH64_SYSREG_TRCACVR12 = 0x8941, |
1733 | | AARCH64_SYSREG_TRCACVR13 = 0x8951, |
1734 | | AARCH64_SYSREG_TRCACVR14 = 0x8961, |
1735 | | AARCH64_SYSREG_TRCACVR15 = 0x8971, |
1736 | | AARCH64_SYSREG_TRCACVR2 = 0x8920, |
1737 | | AARCH64_SYSREG_TRCACVR3 = 0x8930, |
1738 | | AARCH64_SYSREG_TRCACVR4 = 0x8940, |
1739 | | AARCH64_SYSREG_TRCACVR5 = 0x8950, |
1740 | | AARCH64_SYSREG_TRCACVR6 = 0x8960, |
1741 | | AARCH64_SYSREG_TRCACVR7 = 0x8970, |
1742 | | AARCH64_SYSREG_TRCACVR8 = 0x8901, |
1743 | | AARCH64_SYSREG_TRCACVR9 = 0x8911, |
1744 | | AARCH64_SYSREG_TRCAUTHSTATUS = 0x8bf6, |
1745 | | AARCH64_SYSREG_TRCAUXCTLR = 0x8830, |
1746 | | AARCH64_SYSREG_TRCBBCTLR = 0x8878, |
1747 | | AARCH64_SYSREG_TRCCCCTLR = 0x8870, |
1748 | | AARCH64_SYSREG_TRCCIDCCTLR0 = 0x8982, |
1749 | | AARCH64_SYSREG_TRCCIDCCTLR1 = 0x898a, |
1750 | | AARCH64_SYSREG_TRCCIDCVR0 = 0x8980, |
1751 | | AARCH64_SYSREG_TRCCIDCVR1 = 0x8990, |
1752 | | AARCH64_SYSREG_TRCCIDCVR2 = 0x89a0, |
1753 | | AARCH64_SYSREG_TRCCIDCVR3 = 0x89b0, |
1754 | | AARCH64_SYSREG_TRCCIDCVR4 = 0x89c0, |
1755 | | AARCH64_SYSREG_TRCCIDCVR5 = 0x89d0, |
1756 | | AARCH64_SYSREG_TRCCIDCVR6 = 0x89e0, |
1757 | | AARCH64_SYSREG_TRCCIDCVR7 = 0x89f0, |
1758 | | AARCH64_SYSREG_TRCCIDR0 = 0x8be7, |
1759 | | AARCH64_SYSREG_TRCCIDR1 = 0x8bef, |
1760 | | AARCH64_SYSREG_TRCCIDR2 = 0x8bf7, |
1761 | | AARCH64_SYSREG_TRCCIDR3 = 0x8bff, |
1762 | | AARCH64_SYSREG_TRCCLAIMCLR = 0x8bce, |
1763 | | AARCH64_SYSREG_TRCCLAIMSET = 0x8bc6, |
1764 | | AARCH64_SYSREG_TRCCNTCTLR0 = 0x8825, |
1765 | | AARCH64_SYSREG_TRCCNTCTLR1 = 0x882d, |
1766 | | AARCH64_SYSREG_TRCCNTCTLR2 = 0x8835, |
1767 | | AARCH64_SYSREG_TRCCNTCTLR3 = 0x883d, |
1768 | | AARCH64_SYSREG_TRCCNTRLDVR0 = 0x8805, |
1769 | | AARCH64_SYSREG_TRCCNTRLDVR1 = 0x880d, |
1770 | | AARCH64_SYSREG_TRCCNTRLDVR2 = 0x8815, |
1771 | | AARCH64_SYSREG_TRCCNTRLDVR3 = 0x881d, |
1772 | | AARCH64_SYSREG_TRCCNTVR0 = 0x8845, |
1773 | | AARCH64_SYSREG_TRCCNTVR1 = 0x884d, |
1774 | | AARCH64_SYSREG_TRCCNTVR2 = 0x8855, |
1775 | | AARCH64_SYSREG_TRCCNTVR3 = 0x885d, |
1776 | | AARCH64_SYSREG_TRCCONFIGR = 0x8820, |
1777 | | AARCH64_SYSREG_TRCDEVAFF0 = 0x8bd6, |
1778 | | AARCH64_SYSREG_TRCDEVAFF1 = 0x8bde, |
1779 | | AARCH64_SYSREG_TRCDEVARCH = 0x8bfe, |
1780 | | AARCH64_SYSREG_TRCDEVID = 0x8b97, |
1781 | | AARCH64_SYSREG_TRCDEVTYPE = 0x8b9f, |
1782 | | AARCH64_SYSREG_TRCDVCMR0 = 0x8906, |
1783 | | AARCH64_SYSREG_TRCDVCMR1 = 0x8926, |
1784 | | AARCH64_SYSREG_TRCDVCMR2 = 0x8946, |
1785 | | AARCH64_SYSREG_TRCDVCMR3 = 0x8966, |
1786 | | AARCH64_SYSREG_TRCDVCMR4 = 0x8907, |
1787 | | AARCH64_SYSREG_TRCDVCMR5 = 0x8927, |
1788 | | AARCH64_SYSREG_TRCDVCMR6 = 0x8947, |
1789 | | AARCH64_SYSREG_TRCDVCMR7 = 0x8967, |
1790 | | AARCH64_SYSREG_TRCDVCVR0 = 0x8904, |
1791 | | AARCH64_SYSREG_TRCDVCVR1 = 0x8924, |
1792 | | AARCH64_SYSREG_TRCDVCVR2 = 0x8944, |
1793 | | AARCH64_SYSREG_TRCDVCVR3 = 0x8964, |
1794 | | AARCH64_SYSREG_TRCDVCVR4 = 0x8905, |
1795 | | AARCH64_SYSREG_TRCDVCVR5 = 0x8925, |
1796 | | AARCH64_SYSREG_TRCDVCVR6 = 0x8945, |
1797 | | AARCH64_SYSREG_TRCDVCVR7 = 0x8965, |
1798 | | AARCH64_SYSREG_TRCEVENTCTL0R = 0x8840, |
1799 | | AARCH64_SYSREG_TRCEVENTCTL1R = 0x8848, |
1800 | | AARCH64_SYSREG_TRCEXTINSELR = 0x8844, |
1801 | | AARCH64_SYSREG_TRCEXTINSELR0 = 0x8844, |
1802 | | AARCH64_SYSREG_TRCEXTINSELR1 = 0x884c, |
1803 | | AARCH64_SYSREG_TRCEXTINSELR2 = 0x8854, |
1804 | | AARCH64_SYSREG_TRCEXTINSELR3 = 0x885c, |
1805 | | AARCH64_SYSREG_TRCIDR0 = 0x8847, |
1806 | | AARCH64_SYSREG_TRCIDR1 = 0x884f, |
1807 | | AARCH64_SYSREG_TRCIDR10 = 0x8816, |
1808 | | AARCH64_SYSREG_TRCIDR11 = 0x881e, |
1809 | | AARCH64_SYSREG_TRCIDR12 = 0x8826, |
1810 | | AARCH64_SYSREG_TRCIDR13 = 0x882e, |
1811 | | AARCH64_SYSREG_TRCIDR2 = 0x8857, |
1812 | | AARCH64_SYSREG_TRCIDR3 = 0x885f, |
1813 | | AARCH64_SYSREG_TRCIDR4 = 0x8867, |
1814 | | AARCH64_SYSREG_TRCIDR5 = 0x886f, |
1815 | | AARCH64_SYSREG_TRCIDR6 = 0x8877, |
1816 | | AARCH64_SYSREG_TRCIDR7 = 0x887f, |
1817 | | AARCH64_SYSREG_TRCIDR8 = 0x8806, |
1818 | | AARCH64_SYSREG_TRCIDR9 = 0x880e, |
1819 | | AARCH64_SYSREG_TRCIMSPEC0 = 0x8807, |
1820 | | AARCH64_SYSREG_TRCIMSPEC1 = 0x880f, |
1821 | | AARCH64_SYSREG_TRCIMSPEC2 = 0x8817, |
1822 | | AARCH64_SYSREG_TRCIMSPEC3 = 0x881f, |
1823 | | AARCH64_SYSREG_TRCIMSPEC4 = 0x8827, |
1824 | | AARCH64_SYSREG_TRCIMSPEC5 = 0x882f, |
1825 | | AARCH64_SYSREG_TRCIMSPEC6 = 0x8837, |
1826 | | AARCH64_SYSREG_TRCIMSPEC7 = 0x883f, |
1827 | | AARCH64_SYSREG_TRCITCTRL = 0x8b84, |
1828 | | AARCH64_SYSREG_TRCITECR_EL1 = 0xc093, |
1829 | | AARCH64_SYSREG_TRCITECR_EL12 = 0xe893, |
1830 | | AARCH64_SYSREG_TRCITECR_EL2 = 0xe093, |
1831 | | AARCH64_SYSREG_TRCITEEDCR = 0x8811, |
1832 | | AARCH64_SYSREG_TRCLAR = 0x8be6, |
1833 | | AARCH64_SYSREG_TRCLSR = 0x8bee, |
1834 | | AARCH64_SYSREG_TRCOSLAR = 0x8884, |
1835 | | AARCH64_SYSREG_TRCOSLSR = 0x888c, |
1836 | | AARCH64_SYSREG_TRCPDCR = 0x88a4, |
1837 | | AARCH64_SYSREG_TRCPDSR = 0x88ac, |
1838 | | AARCH64_SYSREG_TRCPIDR0 = 0x8bc7, |
1839 | | AARCH64_SYSREG_TRCPIDR1 = 0x8bcf, |
1840 | | AARCH64_SYSREG_TRCPIDR2 = 0x8bd7, |
1841 | | AARCH64_SYSREG_TRCPIDR3 = 0x8bdf, |
1842 | | AARCH64_SYSREG_TRCPIDR4 = 0x8ba7, |
1843 | | AARCH64_SYSREG_TRCPIDR5 = 0x8baf, |
1844 | | AARCH64_SYSREG_TRCPIDR6 = 0x8bb7, |
1845 | | AARCH64_SYSREG_TRCPIDR7 = 0x8bbf, |
1846 | | AARCH64_SYSREG_TRCPRGCTLR = 0x8808, |
1847 | | AARCH64_SYSREG_TRCPROCSELR = 0x8810, |
1848 | | AARCH64_SYSREG_TRCQCTLR = 0x8809, |
1849 | | AARCH64_SYSREG_TRCRSCTLR10 = 0x88d0, |
1850 | | AARCH64_SYSREG_TRCRSCTLR11 = 0x88d8, |
1851 | | AARCH64_SYSREG_TRCRSCTLR12 = 0x88e0, |
1852 | | AARCH64_SYSREG_TRCRSCTLR13 = 0x88e8, |
1853 | | AARCH64_SYSREG_TRCRSCTLR14 = 0x88f0, |
1854 | | AARCH64_SYSREG_TRCRSCTLR15 = 0x88f8, |
1855 | | AARCH64_SYSREG_TRCRSCTLR16 = 0x8881, |
1856 | | AARCH64_SYSREG_TRCRSCTLR17 = 0x8889, |
1857 | | AARCH64_SYSREG_TRCRSCTLR18 = 0x8891, |
1858 | | AARCH64_SYSREG_TRCRSCTLR19 = 0x8899, |
1859 | | AARCH64_SYSREG_TRCRSCTLR2 = 0x8890, |
1860 | | AARCH64_SYSREG_TRCRSCTLR20 = 0x88a1, |
1861 | | AARCH64_SYSREG_TRCRSCTLR21 = 0x88a9, |
1862 | | AARCH64_SYSREG_TRCRSCTLR22 = 0x88b1, |
1863 | | AARCH64_SYSREG_TRCRSCTLR23 = 0x88b9, |
1864 | | AARCH64_SYSREG_TRCRSCTLR24 = 0x88c1, |
1865 | | AARCH64_SYSREG_TRCRSCTLR25 = 0x88c9, |
1866 | | AARCH64_SYSREG_TRCRSCTLR26 = 0x88d1, |
1867 | | AARCH64_SYSREG_TRCRSCTLR27 = 0x88d9, |
1868 | | AARCH64_SYSREG_TRCRSCTLR28 = 0x88e1, |
1869 | | AARCH64_SYSREG_TRCRSCTLR29 = 0x88e9, |
1870 | | AARCH64_SYSREG_TRCRSCTLR3 = 0x8898, |
1871 | | AARCH64_SYSREG_TRCRSCTLR30 = 0x88f1, |
1872 | | AARCH64_SYSREG_TRCRSCTLR31 = 0x88f9, |
1873 | | AARCH64_SYSREG_TRCRSCTLR4 = 0x88a0, |
1874 | | AARCH64_SYSREG_TRCRSCTLR5 = 0x88a8, |
1875 | | AARCH64_SYSREG_TRCRSCTLR6 = 0x88b0, |
1876 | | AARCH64_SYSREG_TRCRSCTLR7 = 0x88b8, |
1877 | | AARCH64_SYSREG_TRCRSCTLR8 = 0x88c0, |
1878 | | AARCH64_SYSREG_TRCRSCTLR9 = 0x88c8, |
1879 | | AARCH64_SYSREG_TRCRSR = 0x8850, |
1880 | | AARCH64_SYSREG_TRCSEQEVR0 = 0x8804, |
1881 | | AARCH64_SYSREG_TRCSEQEVR1 = 0x880c, |
1882 | | AARCH64_SYSREG_TRCSEQEVR2 = 0x8814, |
1883 | | AARCH64_SYSREG_TRCSEQRSTEVR = 0x8834, |
1884 | | AARCH64_SYSREG_TRCSEQSTR = 0x883c, |
1885 | | AARCH64_SYSREG_TRCSSCCR0 = 0x8882, |
1886 | | AARCH64_SYSREG_TRCSSCCR1 = 0x888a, |
1887 | | AARCH64_SYSREG_TRCSSCCR2 = 0x8892, |
1888 | | AARCH64_SYSREG_TRCSSCCR3 = 0x889a, |
1889 | | AARCH64_SYSREG_TRCSSCCR4 = 0x88a2, |
1890 | | AARCH64_SYSREG_TRCSSCCR5 = 0x88aa, |
1891 | | AARCH64_SYSREG_TRCSSCCR6 = 0x88b2, |
1892 | | AARCH64_SYSREG_TRCSSCCR7 = 0x88ba, |
1893 | | AARCH64_SYSREG_TRCSSCSR0 = 0x88c2, |
1894 | | AARCH64_SYSREG_TRCSSCSR1 = 0x88ca, |
1895 | | AARCH64_SYSREG_TRCSSCSR2 = 0x88d2, |
1896 | | AARCH64_SYSREG_TRCSSCSR3 = 0x88da, |
1897 | | AARCH64_SYSREG_TRCSSCSR4 = 0x88e2, |
1898 | | AARCH64_SYSREG_TRCSSCSR5 = 0x88ea, |
1899 | | AARCH64_SYSREG_TRCSSCSR6 = 0x88f2, |
1900 | | AARCH64_SYSREG_TRCSSCSR7 = 0x88fa, |
1901 | | AARCH64_SYSREG_TRCSSPCICR0 = 0x8883, |
1902 | | AARCH64_SYSREG_TRCSSPCICR1 = 0x888b, |
1903 | | AARCH64_SYSREG_TRCSSPCICR2 = 0x8893, |
1904 | | AARCH64_SYSREG_TRCSSPCICR3 = 0x889b, |
1905 | | AARCH64_SYSREG_TRCSSPCICR4 = 0x88a3, |
1906 | | AARCH64_SYSREG_TRCSSPCICR5 = 0x88ab, |
1907 | | AARCH64_SYSREG_TRCSSPCICR6 = 0x88b3, |
1908 | | AARCH64_SYSREG_TRCSSPCICR7 = 0x88bb, |
1909 | | AARCH64_SYSREG_TRCSTALLCTLR = 0x8858, |
1910 | | AARCH64_SYSREG_TRCSTATR = 0x8818, |
1911 | | AARCH64_SYSREG_TRCSYNCPR = 0x8868, |
1912 | | AARCH64_SYSREG_TRCTRACEIDR = 0x8801, |
1913 | | AARCH64_SYSREG_TRCTSCTLR = 0x8860, |
1914 | | AARCH64_SYSREG_TRCVDARCCTLR = 0x8852, |
1915 | | AARCH64_SYSREG_TRCVDCTLR = 0x8842, |
1916 | | AARCH64_SYSREG_TRCVDSACCTLR = 0x884a, |
1917 | | AARCH64_SYSREG_TRCVICTLR = 0x8802, |
1918 | | AARCH64_SYSREG_TRCVIIECTLR = 0x880a, |
1919 | | AARCH64_SYSREG_TRCVIPCSSCTLR = 0x881a, |
1920 | | AARCH64_SYSREG_TRCVISSCTLR = 0x8812, |
1921 | | AARCH64_SYSREG_TRCVMIDCCTLR0 = 0x8992, |
1922 | | AARCH64_SYSREG_TRCVMIDCCTLR1 = 0x899a, |
1923 | | AARCH64_SYSREG_TRCVMIDCVR0 = 0x8981, |
1924 | | AARCH64_SYSREG_TRCVMIDCVR1 = 0x8991, |
1925 | | AARCH64_SYSREG_TRCVMIDCVR2 = 0x89a1, |
1926 | | AARCH64_SYSREG_TRCVMIDCVR3 = 0x89b1, |
1927 | | AARCH64_SYSREG_TRCVMIDCVR4 = 0x89c1, |
1928 | | AARCH64_SYSREG_TRCVMIDCVR5 = 0x89d1, |
1929 | | AARCH64_SYSREG_TRCVMIDCVR6 = 0x89e1, |
1930 | | AARCH64_SYSREG_TRCVMIDCVR7 = 0x89f1, |
1931 | | AARCH64_SYSREG_TRFCR_EL1 = 0xc091, |
1932 | | AARCH64_SYSREG_TRFCR_EL12 = 0xe891, |
1933 | | AARCH64_SYSREG_TRFCR_EL2 = 0xe091, |
1934 | | AARCH64_SYSREG_TTBR0_EL1 = 0xc100, |
1935 | | AARCH64_SYSREG_TTBR0_EL12 = 0xe900, |
1936 | | AARCH64_SYSREG_TTBR0_EL2 = 0xe100, |
1937 | | AARCH64_SYSREG_VSCTLR_EL2 = 0xe100, |
1938 | | AARCH64_SYSREG_TTBR0_EL3 = 0xf100, |
1939 | | AARCH64_SYSREG_TTBR1_EL1 = 0xc101, |
1940 | | AARCH64_SYSREG_TTBR1_EL12 = 0xe901, |
1941 | | AARCH64_SYSREG_TTBR1_EL2 = 0xe101, |
1942 | | AARCH64_SYSREG_UAO = 0xc214, |
1943 | | AARCH64_SYSREG_VBAR_EL1 = 0xc600, |
1944 | | AARCH64_SYSREG_VBAR_EL12 = 0xee00, |
1945 | | AARCH64_SYSREG_VBAR_EL2 = 0xe600, |
1946 | | AARCH64_SYSREG_VBAR_EL3 = 0xf600, |
1947 | | AARCH64_SYSREG_VDISR_EL2 = 0xe609, |
1948 | | AARCH64_SYSREG_VDISR_EL3 = 0xf609, |
1949 | | AARCH64_SYSREG_VMECID_A_EL2 = 0xe549, |
1950 | | AARCH64_SYSREG_VMECID_P_EL2 = 0xe548, |
1951 | | AARCH64_SYSREG_VMPIDR_EL2 = 0xe005, |
1952 | | AARCH64_SYSREG_VNCR_EL2 = 0xe110, |
1953 | | AARCH64_SYSREG_VPIDR_EL2 = 0xe000, |
1954 | | AARCH64_SYSREG_VSESR_EL2 = 0xe293, |
1955 | | AARCH64_SYSREG_VSESR_EL3 = 0xf293, |
1956 | | AARCH64_SYSREG_VSTCR_EL2 = 0xe132, |
1957 | | AARCH64_SYSREG_VSTTBR_EL2 = 0xe130, |
1958 | | AARCH64_SYSREG_VTCR_EL2 = 0xe10a, |
1959 | | AARCH64_SYSREG_VTTBR_EL2 = 0xe108, |
1960 | | AARCH64_SYSREG_ZCR_EL1 = 0xc090, |
1961 | | AARCH64_SYSREG_ZCR_EL12 = 0xe890, |
1962 | | AARCH64_SYSREG_ZCR_EL2 = 0xe090, |
1963 | | AARCH64_SYSREG_ZCR_EL3 = 0xf090, |
1964 | | |
1965 | | // clang-format on |
1966 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_SysReg> end |
1967 | | AARCH64_SYSREG_ENDING = UINT16_MAX, |
1968 | | } aarch64_sysreg; |
1969 | | |
1970 | | typedef enum { |
1971 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_TSB> begin |
1972 | | // clang-format off |
1973 | | |
1974 | | AARCH64_TSB_CSYNC = 0x0, |
1975 | | |
1976 | | // clang-format on |
1977 | | // generated content <AArch64GenCSSystemOperandsEnum.inc:GET_ENUM_VALUES_TSB> end |
1978 | | AARCH64_TSB_ENDING, |
1979 | | } aarch64_tsb; |
1980 | | |
1981 | | typedef union { |
1982 | | aarch64_sysreg sysreg; |
1983 | | aarch64_tlbi tlbi; |
1984 | | aarch64_ic ic; |
1985 | | int raw_val; |
1986 | | } aarch64_sysop_reg; |
1987 | | |
1988 | | typedef union { |
1989 | | aarch64_dbnxs dbnxs; |
1990 | | aarch64_exactfpimm exactfpimm; |
1991 | | int raw_val; |
1992 | | } aarch64_sysop_imm; |
1993 | | |
1994 | | typedef union { |
1995 | | aarch64_svcr svcr; |
1996 | | aarch64_at at; |
1997 | | aarch64_db db; |
1998 | | aarch64_dc dc; |
1999 | | aarch64_isb isb; |
2000 | | aarch64_tsb tsb; |
2001 | | aarch64_prfm prfm; |
2002 | | aarch64_sveprfm sveprfm; |
2003 | | aarch64_rprfm rprfm; |
2004 | | aarch64_pstateimm0_15 pstateimm0_15; |
2005 | | aarch64_pstateimm0_1 pstateimm0_1; |
2006 | | aarch64_psb psb; |
2007 | | aarch64_bti bti; |
2008 | | aarch64_svepredpat svepredpat; |
2009 | | aarch64_sveveclenspecifier sveveclenspecifier; |
2010 | | int raw_val; |
2011 | | } aarch64_sysop_alias; |
2012 | | |
2013 | | /// Operand type for instruction's operands |
2014 | | typedef enum aarch64_op_type { |
2015 | | /// CS_OP_INVALID (Uninitialized). |
2016 | | AARCH64_OP_INVALID = CS_OP_INVALID, |
2017 | | AARCH64_OP_REG = CS_OP_REG, ///< = CS_OP_REG (Register operand). |
2018 | | AARCH64_OP_IMM = CS_OP_IMM, ///< = CS_OP_IMM (Immediate operand). |
2019 | | /// Register which references memory. |
2020 | | AARCH64_OP_MEM_REG = CS_OP_MEM_REG, |
2021 | | /// Immediate value which references memory. |
2022 | | AARCH64_OP_MEM_IMM = CS_OP_MEM_IMM, |
2023 | | AARCH64_OP_MEM = CS_OP_MEM, ///< = CS_OP_MEM (Memory operand). |
2024 | | AARCH64_OP_FP = CS_OP_FP, ///< = CS_OP_FP (Floating-Point operand). |
2025 | | AARCH64_OP_CIMM = CS_OP_SPECIAL + 0, ///< C-Immediate |
2026 | | AARCH64_OP_REG_MRS = CS_OP_SPECIAL + 1, ///< MRS register operand. |
2027 | | AARCH64_OP_REG_MSR = CS_OP_SPECIAL + 2, ///< MSR register operand. |
2028 | | /// Implicit immediate operand 0 |
2029 | | AARCH64_OP_IMPLICIT_IMM_0 = CS_OP_SPECIAL + 3, |
2030 | | // Different system operands. |
2031 | | AARCH64_OP_SVCR = CS_OP_SPECIAL + 4, |
2032 | | AARCH64_OP_AT = CS_OP_SPECIAL + 5, |
2033 | | AARCH64_OP_DB = CS_OP_SPECIAL + 6, |
2034 | | AARCH64_OP_DC = CS_OP_SPECIAL + 7, |
2035 | | AARCH64_OP_ISB = CS_OP_SPECIAL + 8, |
2036 | | AARCH64_OP_TSB = CS_OP_SPECIAL + 9, |
2037 | | AARCH64_OP_PRFM = CS_OP_SPECIAL + 10, |
2038 | | AARCH64_OP_SVEPRFM = CS_OP_SPECIAL + 11, |
2039 | | AARCH64_OP_RPRFM = CS_OP_SPECIAL + 12, |
2040 | | AARCH64_OP_PSTATEIMM0_15 = CS_OP_SPECIAL + 13, |
2041 | | AARCH64_OP_PSTATEIMM0_1 = CS_OP_SPECIAL + 14, |
2042 | | AARCH64_OP_PSB = CS_OP_SPECIAL + 15, |
2043 | | AARCH64_OP_BTI = CS_OP_SPECIAL + 16, |
2044 | | AARCH64_OP_SVEPREDPAT = CS_OP_SPECIAL + 17, |
2045 | | AARCH64_OP_SVEVECLENSPECIFIER = CS_OP_SPECIAL + 18, |
2046 | | AARCH64_OP_SME = CS_OP_SPECIAL + 19, |
2047 | | AARCH64_OP_IMM_RANGE = CS_OP_SPECIAL + 20, |
2048 | | AARCH64_OP_TLBI = CS_OP_SPECIAL + 21, |
2049 | | AARCH64_OP_IC = CS_OP_SPECIAL + 22, |
2050 | | AARCH64_OP_DBNXS = CS_OP_SPECIAL + 23, |
2051 | | AARCH64_OP_EXACTFPIMM = CS_OP_SPECIAL + 24, |
2052 | | AARCH64_OP_SYSREG = CS_OP_SPECIAL + 25, |
2053 | | AARCH64_OP_SYSIMM = CS_OP_SPECIAL + 26, |
2054 | | AARCH64_OP_SYSALIAS = CS_OP_SPECIAL + 27, |
2055 | | AARCH64_OP_PRED = CS_OP_SPECIAL + 28, |
2056 | | } aarch64_op_type; |
2057 | | |
2058 | | typedef struct { |
2059 | | aarch64_sysop_reg reg; |
2060 | | aarch64_sysop_imm imm; |
2061 | | aarch64_sysop_alias alias; |
2062 | | aarch64_op_type sub_type; ///< Specifies which field is set. |
2063 | | } aarch64_sysop; |
2064 | | |
2065 | | /// AArch64 registers |
2066 | | typedef enum aarch64_reg { |
2067 | | // generated content <AArch64GenCSRegEnum.inc> begin |
2068 | | // clang-format off |
2069 | | |
2070 | | AARCH64_REG_INVALID = 0, |
2071 | | AARCH64_REG_FFR = 1, |
2072 | | AARCH64_REG_FP = 2, |
2073 | | AARCH64_REG_FPCR = 3, |
2074 | | AARCH64_REG_LR = 4, |
2075 | | AARCH64_REG_NZCV = 5, |
2076 | | AARCH64_REG_SP = 6, |
2077 | | AARCH64_REG_VG = 7, |
2078 | | AARCH64_REG_WSP = 8, |
2079 | | AARCH64_REG_WZR = 9, |
2080 | | AARCH64_REG_XZR = 10, |
2081 | | AARCH64_REG_X_LANE = 11, |
2082 | | AARCH64_REG_Y_LANE = 12, |
2083 | | AARCH64_REG_ZA = 13, |
2084 | | AARCH64_REG_Z_MATRIX = 14, |
2085 | | AARCH64_REG_B0 = 15, |
2086 | | AARCH64_REG_B1 = 16, |
2087 | | AARCH64_REG_B2 = 17, |
2088 | | AARCH64_REG_B3 = 18, |
2089 | | AARCH64_REG_B4 = 19, |
2090 | | AARCH64_REG_B5 = 20, |
2091 | | AARCH64_REG_B6 = 21, |
2092 | | AARCH64_REG_B7 = 22, |
2093 | | AARCH64_REG_B8 = 23, |
2094 | | AARCH64_REG_B9 = 24, |
2095 | | AARCH64_REG_B10 = 25, |
2096 | | AARCH64_REG_B11 = 26, |
2097 | | AARCH64_REG_B12 = 27, |
2098 | | AARCH64_REG_B13 = 28, |
2099 | | AARCH64_REG_B14 = 29, |
2100 | | AARCH64_REG_B15 = 30, |
2101 | | AARCH64_REG_B16 = 31, |
2102 | | AARCH64_REG_B17 = 32, |
2103 | | AARCH64_REG_B18 = 33, |
2104 | | AARCH64_REG_B19 = 34, |
2105 | | AARCH64_REG_B20 = 35, |
2106 | | AARCH64_REG_B21 = 36, |
2107 | | AARCH64_REG_B22 = 37, |
2108 | | AARCH64_REG_B23 = 38, |
2109 | | AARCH64_REG_B24 = 39, |
2110 | | AARCH64_REG_B25 = 40, |
2111 | | AARCH64_REG_B26 = 41, |
2112 | | AARCH64_REG_B27 = 42, |
2113 | | AARCH64_REG_B28 = 43, |
2114 | | AARCH64_REG_B29 = 44, |
2115 | | AARCH64_REG_B30 = 45, |
2116 | | AARCH64_REG_B31 = 46, |
2117 | | AARCH64_REG_D0 = 47, |
2118 | | AARCH64_REG_D1 = 48, |
2119 | | AARCH64_REG_D2 = 49, |
2120 | | AARCH64_REG_D3 = 50, |
2121 | | AARCH64_REG_D4 = 51, |
2122 | | AARCH64_REG_D5 = 52, |
2123 | | AARCH64_REG_D6 = 53, |
2124 | | AARCH64_REG_D7 = 54, |
2125 | | AARCH64_REG_D8 = 55, |
2126 | | AARCH64_REG_D9 = 56, |
2127 | | AARCH64_REG_D10 = 57, |
2128 | | AARCH64_REG_D11 = 58, |
2129 | | AARCH64_REG_D12 = 59, |
2130 | | AARCH64_REG_D13 = 60, |
2131 | | AARCH64_REG_D14 = 61, |
2132 | | AARCH64_REG_D15 = 62, |
2133 | | AARCH64_REG_D16 = 63, |
2134 | | AARCH64_REG_D17 = 64, |
2135 | | AARCH64_REG_D18 = 65, |
2136 | | AARCH64_REG_D19 = 66, |
2137 | | AARCH64_REG_D20 = 67, |
2138 | | AARCH64_REG_D21 = 68, |
2139 | | AARCH64_REG_D22 = 69, |
2140 | | AARCH64_REG_D23 = 70, |
2141 | | AARCH64_REG_D24 = 71, |
2142 | | AARCH64_REG_D25 = 72, |
2143 | | AARCH64_REG_D26 = 73, |
2144 | | AARCH64_REG_D27 = 74, |
2145 | | AARCH64_REG_D28 = 75, |
2146 | | AARCH64_REG_D29 = 76, |
2147 | | AARCH64_REG_D30 = 77, |
2148 | | AARCH64_REG_D31 = 78, |
2149 | | AARCH64_REG_H0 = 79, |
2150 | | AARCH64_REG_H1 = 80, |
2151 | | AARCH64_REG_H2 = 81, |
2152 | | AARCH64_REG_H3 = 82, |
2153 | | AARCH64_REG_H4 = 83, |
2154 | | AARCH64_REG_H5 = 84, |
2155 | | AARCH64_REG_H6 = 85, |
2156 | | AARCH64_REG_H7 = 86, |
2157 | | AARCH64_REG_H8 = 87, |
2158 | | AARCH64_REG_H9 = 88, |
2159 | | AARCH64_REG_H10 = 89, |
2160 | | AARCH64_REG_H11 = 90, |
2161 | | AARCH64_REG_H12 = 91, |
2162 | | AARCH64_REG_H13 = 92, |
2163 | | AARCH64_REG_H14 = 93, |
2164 | | AARCH64_REG_H15 = 94, |
2165 | | AARCH64_REG_H16 = 95, |
2166 | | AARCH64_REG_H17 = 96, |
2167 | | AARCH64_REG_H18 = 97, |
2168 | | AARCH64_REG_H19 = 98, |
2169 | | AARCH64_REG_H20 = 99, |
2170 | | AARCH64_REG_H21 = 100, |
2171 | | AARCH64_REG_H22 = 101, |
2172 | | AARCH64_REG_H23 = 102, |
2173 | | AARCH64_REG_H24 = 103, |
2174 | | AARCH64_REG_H25 = 104, |
2175 | | AARCH64_REG_H26 = 105, |
2176 | | AARCH64_REG_H27 = 106, |
2177 | | AARCH64_REG_H28 = 107, |
2178 | | AARCH64_REG_H29 = 108, |
2179 | | AARCH64_REG_H30 = 109, |
2180 | | AARCH64_REG_H31 = 110, |
2181 | | AARCH64_REG_P0 = 111, |
2182 | | AARCH64_REG_P1 = 112, |
2183 | | AARCH64_REG_P2 = 113, |
2184 | | AARCH64_REG_P3 = 114, |
2185 | | AARCH64_REG_P4 = 115, |
2186 | | AARCH64_REG_P5 = 116, |
2187 | | AARCH64_REG_P6 = 117, |
2188 | | AARCH64_REG_P7 = 118, |
2189 | | AARCH64_REG_P8 = 119, |
2190 | | AARCH64_REG_P9 = 120, |
2191 | | AARCH64_REG_P10 = 121, |
2192 | | AARCH64_REG_P11 = 122, |
2193 | | AARCH64_REG_P12 = 123, |
2194 | | AARCH64_REG_P13 = 124, |
2195 | | AARCH64_REG_P14 = 125, |
2196 | | AARCH64_REG_P15 = 126, |
2197 | | AARCH64_REG_PN0 = 127, |
2198 | | AARCH64_REG_PN1 = 128, |
2199 | | AARCH64_REG_PN2 = 129, |
2200 | | AARCH64_REG_PN3 = 130, |
2201 | | AARCH64_REG_PN4 = 131, |
2202 | | AARCH64_REG_PN5 = 132, |
2203 | | AARCH64_REG_PN6 = 133, |
2204 | | AARCH64_REG_PN7 = 134, |
2205 | | AARCH64_REG_PN8 = 135, |
2206 | | AARCH64_REG_PN9 = 136, |
2207 | | AARCH64_REG_PN10 = 137, |
2208 | | AARCH64_REG_PN11 = 138, |
2209 | | AARCH64_REG_PN12 = 139, |
2210 | | AARCH64_REG_PN13 = 140, |
2211 | | AARCH64_REG_PN14 = 141, |
2212 | | AARCH64_REG_PN15 = 142, |
2213 | | AARCH64_REG_Q0 = 143, |
2214 | | AARCH64_REG_Q1 = 144, |
2215 | | AARCH64_REG_Q2 = 145, |
2216 | | AARCH64_REG_Q3 = 146, |
2217 | | AARCH64_REG_Q4 = 147, |
2218 | | AARCH64_REG_Q5 = 148, |
2219 | | AARCH64_REG_Q6 = 149, |
2220 | | AARCH64_REG_Q7 = 150, |
2221 | | AARCH64_REG_Q8 = 151, |
2222 | | AARCH64_REG_Q9 = 152, |
2223 | | AARCH64_REG_Q10 = 153, |
2224 | | AARCH64_REG_Q11 = 154, |
2225 | | AARCH64_REG_Q12 = 155, |
2226 | | AARCH64_REG_Q13 = 156, |
2227 | | AARCH64_REG_Q14 = 157, |
2228 | | AARCH64_REG_Q15 = 158, |
2229 | | AARCH64_REG_Q16 = 159, |
2230 | | AARCH64_REG_Q17 = 160, |
2231 | | AARCH64_REG_Q18 = 161, |
2232 | | AARCH64_REG_Q19 = 162, |
2233 | | AARCH64_REG_Q20 = 163, |
2234 | | AARCH64_REG_Q21 = 164, |
2235 | | AARCH64_REG_Q22 = 165, |
2236 | | AARCH64_REG_Q23 = 166, |
2237 | | AARCH64_REG_Q24 = 167, |
2238 | | AARCH64_REG_Q25 = 168, |
2239 | | AARCH64_REG_Q26 = 169, |
2240 | | AARCH64_REG_Q27 = 170, |
2241 | | AARCH64_REG_Q28 = 171, |
2242 | | AARCH64_REG_Q29 = 172, |
2243 | | AARCH64_REG_Q30 = 173, |
2244 | | AARCH64_REG_Q31 = 174, |
2245 | | AARCH64_REG_S0 = 175, |
2246 | | AARCH64_REG_S1 = 176, |
2247 | | AARCH64_REG_S2 = 177, |
2248 | | AARCH64_REG_S3 = 178, |
2249 | | AARCH64_REG_S4 = 179, |
2250 | | AARCH64_REG_S5 = 180, |
2251 | | AARCH64_REG_S6 = 181, |
2252 | | AARCH64_REG_S7 = 182, |
2253 | | AARCH64_REG_S8 = 183, |
2254 | | AARCH64_REG_S9 = 184, |
2255 | | AARCH64_REG_S10 = 185, |
2256 | | AARCH64_REG_S11 = 186, |
2257 | | AARCH64_REG_S12 = 187, |
2258 | | AARCH64_REG_S13 = 188, |
2259 | | AARCH64_REG_S14 = 189, |
2260 | | AARCH64_REG_S15 = 190, |
2261 | | AARCH64_REG_S16 = 191, |
2262 | | AARCH64_REG_S17 = 192, |
2263 | | AARCH64_REG_S18 = 193, |
2264 | | AARCH64_REG_S19 = 194, |
2265 | | AARCH64_REG_S20 = 195, |
2266 | | AARCH64_REG_S21 = 196, |
2267 | | AARCH64_REG_S22 = 197, |
2268 | | AARCH64_REG_S23 = 198, |
2269 | | AARCH64_REG_S24 = 199, |
2270 | | AARCH64_REG_S25 = 200, |
2271 | | AARCH64_REG_S26 = 201, |
2272 | | AARCH64_REG_S27 = 202, |
2273 | | AARCH64_REG_S28 = 203, |
2274 | | AARCH64_REG_S29 = 204, |
2275 | | AARCH64_REG_S30 = 205, |
2276 | | AARCH64_REG_S31 = 206, |
2277 | | AARCH64_REG_W0 = 207, |
2278 | | AARCH64_REG_W1 = 208, |
2279 | | AARCH64_REG_W2 = 209, |
2280 | | AARCH64_REG_W3 = 210, |
2281 | | AARCH64_REG_W4 = 211, |
2282 | | AARCH64_REG_W5 = 212, |
2283 | | AARCH64_REG_W6 = 213, |
2284 | | AARCH64_REG_W7 = 214, |
2285 | | AARCH64_REG_W8 = 215, |
2286 | | AARCH64_REG_W9 = 216, |
2287 | | AARCH64_REG_W10 = 217, |
2288 | | AARCH64_REG_W11 = 218, |
2289 | | AARCH64_REG_W12 = 219, |
2290 | | AARCH64_REG_W13 = 220, |
2291 | | AARCH64_REG_W14 = 221, |
2292 | | AARCH64_REG_W15 = 222, |
2293 | | AARCH64_REG_W16 = 223, |
2294 | | AARCH64_REG_W17 = 224, |
2295 | | AARCH64_REG_W18 = 225, |
2296 | | AARCH64_REG_W19 = 226, |
2297 | | AARCH64_REG_W20 = 227, |
2298 | | AARCH64_REG_W21 = 228, |
2299 | | AARCH64_REG_W22 = 229, |
2300 | | AARCH64_REG_W23 = 230, |
2301 | | AARCH64_REG_W24 = 231, |
2302 | | AARCH64_REG_W25 = 232, |
2303 | | AARCH64_REG_W26 = 233, |
2304 | | AARCH64_REG_W27 = 234, |
2305 | | AARCH64_REG_W28 = 235, |
2306 | | AARCH64_REG_W29 = 236, |
2307 | | AARCH64_REG_W30 = 237, |
2308 | | AARCH64_REG_X0 = 238, |
2309 | | AARCH64_REG_X1 = 239, |
2310 | | AARCH64_REG_X2 = 240, |
2311 | | AARCH64_REG_X3 = 241, |
2312 | | AARCH64_REG_X4 = 242, |
2313 | | AARCH64_REG_X5 = 243, |
2314 | | AARCH64_REG_X6 = 244, |
2315 | | AARCH64_REG_X7 = 245, |
2316 | | AARCH64_REG_X8 = 246, |
2317 | | AARCH64_REG_X9 = 247, |
2318 | | AARCH64_REG_X10 = 248, |
2319 | | AARCH64_REG_X11 = 249, |
2320 | | AARCH64_REG_X12 = 250, |
2321 | | AARCH64_REG_X13 = 251, |
2322 | | AARCH64_REG_X14 = 252, |
2323 | | AARCH64_REG_X15 = 253, |
2324 | | AARCH64_REG_X16 = 254, |
2325 | | AARCH64_REG_X17 = 255, |
2326 | | AARCH64_REG_X18 = 256, |
2327 | | AARCH64_REG_X19 = 257, |
2328 | | AARCH64_REG_X20 = 258, |
2329 | | AARCH64_REG_X21 = 259, |
2330 | | AARCH64_REG_X22 = 260, |
2331 | | AARCH64_REG_X23 = 261, |
2332 | | AARCH64_REG_X24 = 262, |
2333 | | AARCH64_REG_X25 = 263, |
2334 | | AARCH64_REG_X26 = 264, |
2335 | | AARCH64_REG_X27 = 265, |
2336 | | AARCH64_REG_X28 = 266, |
2337 | | AARCH64_REG_Z0 = 267, |
2338 | | AARCH64_REG_Z1 = 268, |
2339 | | AARCH64_REG_Z2 = 269, |
2340 | | AARCH64_REG_Z3 = 270, |
2341 | | AARCH64_REG_Z4 = 271, |
2342 | | AARCH64_REG_Z5 = 272, |
2343 | | AARCH64_REG_Z6 = 273, |
2344 | | AARCH64_REG_Z7 = 274, |
2345 | | AARCH64_REG_Z8 = 275, |
2346 | | AARCH64_REG_Z9 = 276, |
2347 | | AARCH64_REG_Z10 = 277, |
2348 | | AARCH64_REG_Z11 = 278, |
2349 | | AARCH64_REG_Z12 = 279, |
2350 | | AARCH64_REG_Z13 = 280, |
2351 | | AARCH64_REG_Z14 = 281, |
2352 | | AARCH64_REG_Z15 = 282, |
2353 | | AARCH64_REG_Z16 = 283, |
2354 | | AARCH64_REG_Z17 = 284, |
2355 | | AARCH64_REG_Z18 = 285, |
2356 | | AARCH64_REG_Z19 = 286, |
2357 | | AARCH64_REG_Z20 = 287, |
2358 | | AARCH64_REG_Z21 = 288, |
2359 | | AARCH64_REG_Z22 = 289, |
2360 | | AARCH64_REG_Z23 = 290, |
2361 | | AARCH64_REG_Z24 = 291, |
2362 | | AARCH64_REG_Z25 = 292, |
2363 | | AARCH64_REG_Z26 = 293, |
2364 | | AARCH64_REG_Z27 = 294, |
2365 | | AARCH64_REG_Z28 = 295, |
2366 | | AARCH64_REG_Z29 = 296, |
2367 | | AARCH64_REG_Z30 = 297, |
2368 | | AARCH64_REG_Z31 = 298, |
2369 | | AARCH64_REG_ZAB0 = 299, |
2370 | | AARCH64_REG_ZAD0 = 300, |
2371 | | AARCH64_REG_ZAD1 = 301, |
2372 | | AARCH64_REG_ZAD2 = 302, |
2373 | | AARCH64_REG_ZAD3 = 303, |
2374 | | AARCH64_REG_ZAD4 = 304, |
2375 | | AARCH64_REG_ZAD5 = 305, |
2376 | | AARCH64_REG_ZAD6 = 306, |
2377 | | AARCH64_REG_ZAD7 = 307, |
2378 | | AARCH64_REG_ZAH0 = 308, |
2379 | | AARCH64_REG_ZAH1 = 309, |
2380 | | AARCH64_REG_ZAQ0 = 310, |
2381 | | AARCH64_REG_ZAQ1 = 311, |
2382 | | AARCH64_REG_ZAQ2 = 312, |
2383 | | AARCH64_REG_ZAQ3 = 313, |
2384 | | AARCH64_REG_ZAQ4 = 314, |
2385 | | AARCH64_REG_ZAQ5 = 315, |
2386 | | AARCH64_REG_ZAQ6 = 316, |
2387 | | AARCH64_REG_ZAQ7 = 317, |
2388 | | AARCH64_REG_ZAQ8 = 318, |
2389 | | AARCH64_REG_ZAQ9 = 319, |
2390 | | AARCH64_REG_ZAQ10 = 320, |
2391 | | AARCH64_REG_ZAQ11 = 321, |
2392 | | AARCH64_REG_ZAQ12 = 322, |
2393 | | AARCH64_REG_ZAQ13 = 323, |
2394 | | AARCH64_REG_ZAQ14 = 324, |
2395 | | AARCH64_REG_ZAQ15 = 325, |
2396 | | AARCH64_REG_ZAS0 = 326, |
2397 | | AARCH64_REG_ZAS1 = 327, |
2398 | | AARCH64_REG_ZAS2 = 328, |
2399 | | AARCH64_REG_ZAS3 = 329, |
2400 | | AARCH64_REG_ZT0 = 330, |
2401 | | AARCH64_REG_D0_D1 = 331, |
2402 | | AARCH64_REG_D1_D2 = 332, |
2403 | | AARCH64_REG_D2_D3 = 333, |
2404 | | AARCH64_REG_D3_D4 = 334, |
2405 | | AARCH64_REG_D4_D5 = 335, |
2406 | | AARCH64_REG_D5_D6 = 336, |
2407 | | AARCH64_REG_D6_D7 = 337, |
2408 | | AARCH64_REG_D7_D8 = 338, |
2409 | | AARCH64_REG_D8_D9 = 339, |
2410 | | AARCH64_REG_D9_D10 = 340, |
2411 | | AARCH64_REG_D10_D11 = 341, |
2412 | | AARCH64_REG_D11_D12 = 342, |
2413 | | AARCH64_REG_D12_D13 = 343, |
2414 | | AARCH64_REG_D13_D14 = 344, |
2415 | | AARCH64_REG_D14_D15 = 345, |
2416 | | AARCH64_REG_D15_D16 = 346, |
2417 | | AARCH64_REG_D16_D17 = 347, |
2418 | | AARCH64_REG_D17_D18 = 348, |
2419 | | AARCH64_REG_D18_D19 = 349, |
2420 | | AARCH64_REG_D19_D20 = 350, |
2421 | | AARCH64_REG_D20_D21 = 351, |
2422 | | AARCH64_REG_D21_D22 = 352, |
2423 | | AARCH64_REG_D22_D23 = 353, |
2424 | | AARCH64_REG_D23_D24 = 354, |
2425 | | AARCH64_REG_D24_D25 = 355, |
2426 | | AARCH64_REG_D25_D26 = 356, |
2427 | | AARCH64_REG_D26_D27 = 357, |
2428 | | AARCH64_REG_D27_D28 = 358, |
2429 | | AARCH64_REG_D28_D29 = 359, |
2430 | | AARCH64_REG_D29_D30 = 360, |
2431 | | AARCH64_REG_D30_D31 = 361, |
2432 | | AARCH64_REG_D31_D0 = 362, |
2433 | | AARCH64_REG_D0_D1_D2_D3 = 363, |
2434 | | AARCH64_REG_D1_D2_D3_D4 = 364, |
2435 | | AARCH64_REG_D2_D3_D4_D5 = 365, |
2436 | | AARCH64_REG_D3_D4_D5_D6 = 366, |
2437 | | AARCH64_REG_D4_D5_D6_D7 = 367, |
2438 | | AARCH64_REG_D5_D6_D7_D8 = 368, |
2439 | | AARCH64_REG_D6_D7_D8_D9 = 369, |
2440 | | AARCH64_REG_D7_D8_D9_D10 = 370, |
2441 | | AARCH64_REG_D8_D9_D10_D11 = 371, |
2442 | | AARCH64_REG_D9_D10_D11_D12 = 372, |
2443 | | AARCH64_REG_D10_D11_D12_D13 = 373, |
2444 | | AARCH64_REG_D11_D12_D13_D14 = 374, |
2445 | | AARCH64_REG_D12_D13_D14_D15 = 375, |
2446 | | AARCH64_REG_D13_D14_D15_D16 = 376, |
2447 | | AARCH64_REG_D14_D15_D16_D17 = 377, |
2448 | | AARCH64_REG_D15_D16_D17_D18 = 378, |
2449 | | AARCH64_REG_D16_D17_D18_D19 = 379, |
2450 | | AARCH64_REG_D17_D18_D19_D20 = 380, |
2451 | | AARCH64_REG_D18_D19_D20_D21 = 381, |
2452 | | AARCH64_REG_D19_D20_D21_D22 = 382, |
2453 | | AARCH64_REG_D20_D21_D22_D23 = 383, |
2454 | | AARCH64_REG_D21_D22_D23_D24 = 384, |
2455 | | AARCH64_REG_D22_D23_D24_D25 = 385, |
2456 | | AARCH64_REG_D23_D24_D25_D26 = 386, |
2457 | | AARCH64_REG_D24_D25_D26_D27 = 387, |
2458 | | AARCH64_REG_D25_D26_D27_D28 = 388, |
2459 | | AARCH64_REG_D26_D27_D28_D29 = 389, |
2460 | | AARCH64_REG_D27_D28_D29_D30 = 390, |
2461 | | AARCH64_REG_D28_D29_D30_D31 = 391, |
2462 | | AARCH64_REG_D29_D30_D31_D0 = 392, |
2463 | | AARCH64_REG_D30_D31_D0_D1 = 393, |
2464 | | AARCH64_REG_D31_D0_D1_D2 = 394, |
2465 | | AARCH64_REG_D0_D1_D2 = 395, |
2466 | | AARCH64_REG_D1_D2_D3 = 396, |
2467 | | AARCH64_REG_D2_D3_D4 = 397, |
2468 | | AARCH64_REG_D3_D4_D5 = 398, |
2469 | | AARCH64_REG_D4_D5_D6 = 399, |
2470 | | AARCH64_REG_D5_D6_D7 = 400, |
2471 | | AARCH64_REG_D6_D7_D8 = 401, |
2472 | | AARCH64_REG_D7_D8_D9 = 402, |
2473 | | AARCH64_REG_D8_D9_D10 = 403, |
2474 | | AARCH64_REG_D9_D10_D11 = 404, |
2475 | | AARCH64_REG_D10_D11_D12 = 405, |
2476 | | AARCH64_REG_D11_D12_D13 = 406, |
2477 | | AARCH64_REG_D12_D13_D14 = 407, |
2478 | | AARCH64_REG_D13_D14_D15 = 408, |
2479 | | AARCH64_REG_D14_D15_D16 = 409, |
2480 | | AARCH64_REG_D15_D16_D17 = 410, |
2481 | | AARCH64_REG_D16_D17_D18 = 411, |
2482 | | AARCH64_REG_D17_D18_D19 = 412, |
2483 | | AARCH64_REG_D18_D19_D20 = 413, |
2484 | | AARCH64_REG_D19_D20_D21 = 414, |
2485 | | AARCH64_REG_D20_D21_D22 = 415, |
2486 | | AARCH64_REG_D21_D22_D23 = 416, |
2487 | | AARCH64_REG_D22_D23_D24 = 417, |
2488 | | AARCH64_REG_D23_D24_D25 = 418, |
2489 | | AARCH64_REG_D24_D25_D26 = 419, |
2490 | | AARCH64_REG_D25_D26_D27 = 420, |
2491 | | AARCH64_REG_D26_D27_D28 = 421, |
2492 | | AARCH64_REG_D27_D28_D29 = 422, |
2493 | | AARCH64_REG_D28_D29_D30 = 423, |
2494 | | AARCH64_REG_D29_D30_D31 = 424, |
2495 | | AARCH64_REG_D30_D31_D0 = 425, |
2496 | | AARCH64_REG_D31_D0_D1 = 426, |
2497 | | AARCH64_REG_P0_P1 = 427, |
2498 | | AARCH64_REG_P1_P2 = 428, |
2499 | | AARCH64_REG_P2_P3 = 429, |
2500 | | AARCH64_REG_P3_P4 = 430, |
2501 | | AARCH64_REG_P4_P5 = 431, |
2502 | | AARCH64_REG_P5_P6 = 432, |
2503 | | AARCH64_REG_P6_P7 = 433, |
2504 | | AARCH64_REG_P7_P8 = 434, |
2505 | | AARCH64_REG_P8_P9 = 435, |
2506 | | AARCH64_REG_P9_P10 = 436, |
2507 | | AARCH64_REG_P10_P11 = 437, |
2508 | | AARCH64_REG_P11_P12 = 438, |
2509 | | AARCH64_REG_P12_P13 = 439, |
2510 | | AARCH64_REG_P13_P14 = 440, |
2511 | | AARCH64_REG_P14_P15 = 441, |
2512 | | AARCH64_REG_P15_P0 = 442, |
2513 | | AARCH64_REG_Q0_Q1 = 443, |
2514 | | AARCH64_REG_Q1_Q2 = 444, |
2515 | | AARCH64_REG_Q2_Q3 = 445, |
2516 | | AARCH64_REG_Q3_Q4 = 446, |
2517 | | AARCH64_REG_Q4_Q5 = 447, |
2518 | | AARCH64_REG_Q5_Q6 = 448, |
2519 | | AARCH64_REG_Q6_Q7 = 449, |
2520 | | AARCH64_REG_Q7_Q8 = 450, |
2521 | | AARCH64_REG_Q8_Q9 = 451, |
2522 | | AARCH64_REG_Q9_Q10 = 452, |
2523 | | AARCH64_REG_Q10_Q11 = 453, |
2524 | | AARCH64_REG_Q11_Q12 = 454, |
2525 | | AARCH64_REG_Q12_Q13 = 455, |
2526 | | AARCH64_REG_Q13_Q14 = 456, |
2527 | | AARCH64_REG_Q14_Q15 = 457, |
2528 | | AARCH64_REG_Q15_Q16 = 458, |
2529 | | AARCH64_REG_Q16_Q17 = 459, |
2530 | | AARCH64_REG_Q17_Q18 = 460, |
2531 | | AARCH64_REG_Q18_Q19 = 461, |
2532 | | AARCH64_REG_Q19_Q20 = 462, |
2533 | | AARCH64_REG_Q20_Q21 = 463, |
2534 | | AARCH64_REG_Q21_Q22 = 464, |
2535 | | AARCH64_REG_Q22_Q23 = 465, |
2536 | | AARCH64_REG_Q23_Q24 = 466, |
2537 | | AARCH64_REG_Q24_Q25 = 467, |
2538 | | AARCH64_REG_Q25_Q26 = 468, |
2539 | | AARCH64_REG_Q26_Q27 = 469, |
2540 | | AARCH64_REG_Q27_Q28 = 470, |
2541 | | AARCH64_REG_Q28_Q29 = 471, |
2542 | | AARCH64_REG_Q29_Q30 = 472, |
2543 | | AARCH64_REG_Q30_Q31 = 473, |
2544 | | AARCH64_REG_Q31_Q0 = 474, |
2545 | | AARCH64_REG_Q0_Q1_Q2_Q3 = 475, |
2546 | | AARCH64_REG_Q1_Q2_Q3_Q4 = 476, |
2547 | | AARCH64_REG_Q2_Q3_Q4_Q5 = 477, |
2548 | | AARCH64_REG_Q3_Q4_Q5_Q6 = 478, |
2549 | | AARCH64_REG_Q4_Q5_Q6_Q7 = 479, |
2550 | | AARCH64_REG_Q5_Q6_Q7_Q8 = 480, |
2551 | | AARCH64_REG_Q6_Q7_Q8_Q9 = 481, |
2552 | | AARCH64_REG_Q7_Q8_Q9_Q10 = 482, |
2553 | | AARCH64_REG_Q8_Q9_Q10_Q11 = 483, |
2554 | | AARCH64_REG_Q9_Q10_Q11_Q12 = 484, |
2555 | | AARCH64_REG_Q10_Q11_Q12_Q13 = 485, |
2556 | | AARCH64_REG_Q11_Q12_Q13_Q14 = 486, |
2557 | | AARCH64_REG_Q12_Q13_Q14_Q15 = 487, |
2558 | | AARCH64_REG_Q13_Q14_Q15_Q16 = 488, |
2559 | | AARCH64_REG_Q14_Q15_Q16_Q17 = 489, |
2560 | | AARCH64_REG_Q15_Q16_Q17_Q18 = 490, |
2561 | | AARCH64_REG_Q16_Q17_Q18_Q19 = 491, |
2562 | | AARCH64_REG_Q17_Q18_Q19_Q20 = 492, |
2563 | | AARCH64_REG_Q18_Q19_Q20_Q21 = 493, |
2564 | | AARCH64_REG_Q19_Q20_Q21_Q22 = 494, |
2565 | | AARCH64_REG_Q20_Q21_Q22_Q23 = 495, |
2566 | | AARCH64_REG_Q21_Q22_Q23_Q24 = 496, |
2567 | | AARCH64_REG_Q22_Q23_Q24_Q25 = 497, |
2568 | | AARCH64_REG_Q23_Q24_Q25_Q26 = 498, |
2569 | | AARCH64_REG_Q24_Q25_Q26_Q27 = 499, |
2570 | | AARCH64_REG_Q25_Q26_Q27_Q28 = 500, |
2571 | | AARCH64_REG_Q26_Q27_Q28_Q29 = 501, |
2572 | | AARCH64_REG_Q27_Q28_Q29_Q30 = 502, |
2573 | | AARCH64_REG_Q28_Q29_Q30_Q31 = 503, |
2574 | | AARCH64_REG_Q29_Q30_Q31_Q0 = 504, |
2575 | | AARCH64_REG_Q30_Q31_Q0_Q1 = 505, |
2576 | | AARCH64_REG_Q31_Q0_Q1_Q2 = 506, |
2577 | | AARCH64_REG_Q0_Q1_Q2 = 507, |
2578 | | AARCH64_REG_Q1_Q2_Q3 = 508, |
2579 | | AARCH64_REG_Q2_Q3_Q4 = 509, |
2580 | | AARCH64_REG_Q3_Q4_Q5 = 510, |
2581 | | AARCH64_REG_Q4_Q5_Q6 = 511, |
2582 | | AARCH64_REG_Q5_Q6_Q7 = 512, |
2583 | | AARCH64_REG_Q6_Q7_Q8 = 513, |
2584 | | AARCH64_REG_Q7_Q8_Q9 = 514, |
2585 | | AARCH64_REG_Q8_Q9_Q10 = 515, |
2586 | | AARCH64_REG_Q9_Q10_Q11 = 516, |
2587 | | AARCH64_REG_Q10_Q11_Q12 = 517, |
2588 | | AARCH64_REG_Q11_Q12_Q13 = 518, |
2589 | | AARCH64_REG_Q12_Q13_Q14 = 519, |
2590 | | AARCH64_REG_Q13_Q14_Q15 = 520, |
2591 | | AARCH64_REG_Q14_Q15_Q16 = 521, |
2592 | | AARCH64_REG_Q15_Q16_Q17 = 522, |
2593 | | AARCH64_REG_Q16_Q17_Q18 = 523, |
2594 | | AARCH64_REG_Q17_Q18_Q19 = 524, |
2595 | | AARCH64_REG_Q18_Q19_Q20 = 525, |
2596 | | AARCH64_REG_Q19_Q20_Q21 = 526, |
2597 | | AARCH64_REG_Q20_Q21_Q22 = 527, |
2598 | | AARCH64_REG_Q21_Q22_Q23 = 528, |
2599 | | AARCH64_REG_Q22_Q23_Q24 = 529, |
2600 | | AARCH64_REG_Q23_Q24_Q25 = 530, |
2601 | | AARCH64_REG_Q24_Q25_Q26 = 531, |
2602 | | AARCH64_REG_Q25_Q26_Q27 = 532, |
2603 | | AARCH64_REG_Q26_Q27_Q28 = 533, |
2604 | | AARCH64_REG_Q27_Q28_Q29 = 534, |
2605 | | AARCH64_REG_Q28_Q29_Q30 = 535, |
2606 | | AARCH64_REG_Q29_Q30_Q31 = 536, |
2607 | | AARCH64_REG_Q30_Q31_Q0 = 537, |
2608 | | AARCH64_REG_Q31_Q0_Q1 = 538, |
2609 | | AARCH64_REG_X22_X23_X24_X25_X26_X27_X28_FP = 539, |
2610 | | AARCH64_REG_X0_X1_X2_X3_X4_X5_X6_X7 = 540, |
2611 | | AARCH64_REG_X2_X3_X4_X5_X6_X7_X8_X9 = 541, |
2612 | | AARCH64_REG_X4_X5_X6_X7_X8_X9_X10_X11 = 542, |
2613 | | AARCH64_REG_X6_X7_X8_X9_X10_X11_X12_X13 = 543, |
2614 | | AARCH64_REG_X8_X9_X10_X11_X12_X13_X14_X15 = 544, |
2615 | | AARCH64_REG_X10_X11_X12_X13_X14_X15_X16_X17 = 545, |
2616 | | AARCH64_REG_X12_X13_X14_X15_X16_X17_X18_X19 = 546, |
2617 | | AARCH64_REG_X14_X15_X16_X17_X18_X19_X20_X21 = 547, |
2618 | | AARCH64_REG_X16_X17_X18_X19_X20_X21_X22_X23 = 548, |
2619 | | AARCH64_REG_X18_X19_X20_X21_X22_X23_X24_X25 = 549, |
2620 | | AARCH64_REG_X20_X21_X22_X23_X24_X25_X26_X27 = 550, |
2621 | | AARCH64_REG_W30_WZR = 551, |
2622 | | AARCH64_REG_W0_W1 = 552, |
2623 | | AARCH64_REG_W2_W3 = 553, |
2624 | | AARCH64_REG_W4_W5 = 554, |
2625 | | AARCH64_REG_W6_W7 = 555, |
2626 | | AARCH64_REG_W8_W9 = 556, |
2627 | | AARCH64_REG_W10_W11 = 557, |
2628 | | AARCH64_REG_W12_W13 = 558, |
2629 | | AARCH64_REG_W14_W15 = 559, |
2630 | | AARCH64_REG_W16_W17 = 560, |
2631 | | AARCH64_REG_W18_W19 = 561, |
2632 | | AARCH64_REG_W20_W21 = 562, |
2633 | | AARCH64_REG_W22_W23 = 563, |
2634 | | AARCH64_REG_W24_W25 = 564, |
2635 | | AARCH64_REG_W26_W27 = 565, |
2636 | | AARCH64_REG_W28_W29 = 566, |
2637 | | AARCH64_REG_LR_XZR = 567, |
2638 | | AARCH64_REG_X28_FP = 568, |
2639 | | AARCH64_REG_X0_X1 = 569, |
2640 | | AARCH64_REG_X2_X3 = 570, |
2641 | | AARCH64_REG_X4_X5 = 571, |
2642 | | AARCH64_REG_X6_X7 = 572, |
2643 | | AARCH64_REG_X8_X9 = 573, |
2644 | | AARCH64_REG_X10_X11 = 574, |
2645 | | AARCH64_REG_X12_X13 = 575, |
2646 | | AARCH64_REG_X14_X15 = 576, |
2647 | | AARCH64_REG_X16_X17 = 577, |
2648 | | AARCH64_REG_X18_X19 = 578, |
2649 | | AARCH64_REG_X20_X21 = 579, |
2650 | | AARCH64_REG_X22_X23 = 580, |
2651 | | AARCH64_REG_X24_X25 = 581, |
2652 | | AARCH64_REG_X26_X27 = 582, |
2653 | | AARCH64_REG_Z0_Z1 = 583, |
2654 | | AARCH64_REG_Z1_Z2 = 584, |
2655 | | AARCH64_REG_Z2_Z3 = 585, |
2656 | | AARCH64_REG_Z3_Z4 = 586, |
2657 | | AARCH64_REG_Z4_Z5 = 587, |
2658 | | AARCH64_REG_Z5_Z6 = 588, |
2659 | | AARCH64_REG_Z6_Z7 = 589, |
2660 | | AARCH64_REG_Z7_Z8 = 590, |
2661 | | AARCH64_REG_Z8_Z9 = 591, |
2662 | | AARCH64_REG_Z9_Z10 = 592, |
2663 | | AARCH64_REG_Z10_Z11 = 593, |
2664 | | AARCH64_REG_Z11_Z12 = 594, |
2665 | | AARCH64_REG_Z12_Z13 = 595, |
2666 | | AARCH64_REG_Z13_Z14 = 596, |
2667 | | AARCH64_REG_Z14_Z15 = 597, |
2668 | | AARCH64_REG_Z15_Z16 = 598, |
2669 | | AARCH64_REG_Z16_Z17 = 599, |
2670 | | AARCH64_REG_Z17_Z18 = 600, |
2671 | | AARCH64_REG_Z18_Z19 = 601, |
2672 | | AARCH64_REG_Z19_Z20 = 602, |
2673 | | AARCH64_REG_Z20_Z21 = 603, |
2674 | | AARCH64_REG_Z21_Z22 = 604, |
2675 | | AARCH64_REG_Z22_Z23 = 605, |
2676 | | AARCH64_REG_Z23_Z24 = 606, |
2677 | | AARCH64_REG_Z24_Z25 = 607, |
2678 | | AARCH64_REG_Z25_Z26 = 608, |
2679 | | AARCH64_REG_Z26_Z27 = 609, |
2680 | | AARCH64_REG_Z27_Z28 = 610, |
2681 | | AARCH64_REG_Z28_Z29 = 611, |
2682 | | AARCH64_REG_Z29_Z30 = 612, |
2683 | | AARCH64_REG_Z30_Z31 = 613, |
2684 | | AARCH64_REG_Z31_Z0 = 614, |
2685 | | AARCH64_REG_Z0_Z1_Z2_Z3 = 615, |
2686 | | AARCH64_REG_Z1_Z2_Z3_Z4 = 616, |
2687 | | AARCH64_REG_Z2_Z3_Z4_Z5 = 617, |
2688 | | AARCH64_REG_Z3_Z4_Z5_Z6 = 618, |
2689 | | AARCH64_REG_Z4_Z5_Z6_Z7 = 619, |
2690 | | AARCH64_REG_Z5_Z6_Z7_Z8 = 620, |
2691 | | AARCH64_REG_Z6_Z7_Z8_Z9 = 621, |
2692 | | AARCH64_REG_Z7_Z8_Z9_Z10 = 622, |
2693 | | AARCH64_REG_Z8_Z9_Z10_Z11 = 623, |
2694 | | AARCH64_REG_Z9_Z10_Z11_Z12 = 624, |
2695 | | AARCH64_REG_Z10_Z11_Z12_Z13 = 625, |
2696 | | AARCH64_REG_Z11_Z12_Z13_Z14 = 626, |
2697 | | AARCH64_REG_Z12_Z13_Z14_Z15 = 627, |
2698 | | AARCH64_REG_Z13_Z14_Z15_Z16 = 628, |
2699 | | AARCH64_REG_Z14_Z15_Z16_Z17 = 629, |
2700 | | AARCH64_REG_Z15_Z16_Z17_Z18 = 630, |
2701 | | AARCH64_REG_Z16_Z17_Z18_Z19 = 631, |
2702 | | AARCH64_REG_Z17_Z18_Z19_Z20 = 632, |
2703 | | AARCH64_REG_Z18_Z19_Z20_Z21 = 633, |
2704 | | AARCH64_REG_Z19_Z20_Z21_Z22 = 634, |
2705 | | AARCH64_REG_Z20_Z21_Z22_Z23 = 635, |
2706 | | AARCH64_REG_Z21_Z22_Z23_Z24 = 636, |
2707 | | AARCH64_REG_Z22_Z23_Z24_Z25 = 637, |
2708 | | AARCH64_REG_Z23_Z24_Z25_Z26 = 638, |
2709 | | AARCH64_REG_Z24_Z25_Z26_Z27 = 639, |
2710 | | AARCH64_REG_Z25_Z26_Z27_Z28 = 640, |
2711 | | AARCH64_REG_Z26_Z27_Z28_Z29 = 641, |
2712 | | AARCH64_REG_Z27_Z28_Z29_Z30 = 642, |
2713 | | AARCH64_REG_Z28_Z29_Z30_Z31 = 643, |
2714 | | AARCH64_REG_Z29_Z30_Z31_Z0 = 644, |
2715 | | AARCH64_REG_Z30_Z31_Z0_Z1 = 645, |
2716 | | AARCH64_REG_Z31_Z0_Z1_Z2 = 646, |
2717 | | AARCH64_REG_Z0_Z1_Z2 = 647, |
2718 | | AARCH64_REG_Z1_Z2_Z3 = 648, |
2719 | | AARCH64_REG_Z2_Z3_Z4 = 649, |
2720 | | AARCH64_REG_Z3_Z4_Z5 = 650, |
2721 | | AARCH64_REG_Z4_Z5_Z6 = 651, |
2722 | | AARCH64_REG_Z5_Z6_Z7 = 652, |
2723 | | AARCH64_REG_Z6_Z7_Z8 = 653, |
2724 | | AARCH64_REG_Z7_Z8_Z9 = 654, |
2725 | | AARCH64_REG_Z8_Z9_Z10 = 655, |
2726 | | AARCH64_REG_Z9_Z10_Z11 = 656, |
2727 | | AARCH64_REG_Z10_Z11_Z12 = 657, |
2728 | | AARCH64_REG_Z11_Z12_Z13 = 658, |
2729 | | AARCH64_REG_Z12_Z13_Z14 = 659, |
2730 | | AARCH64_REG_Z13_Z14_Z15 = 660, |
2731 | | AARCH64_REG_Z14_Z15_Z16 = 661, |
2732 | | AARCH64_REG_Z15_Z16_Z17 = 662, |
2733 | | AARCH64_REG_Z16_Z17_Z18 = 663, |
2734 | | AARCH64_REG_Z17_Z18_Z19 = 664, |
2735 | | AARCH64_REG_Z18_Z19_Z20 = 665, |
2736 | | AARCH64_REG_Z19_Z20_Z21 = 666, |
2737 | | AARCH64_REG_Z20_Z21_Z22 = 667, |
2738 | | AARCH64_REG_Z21_Z22_Z23 = 668, |
2739 | | AARCH64_REG_Z22_Z23_Z24 = 669, |
2740 | | AARCH64_REG_Z23_Z24_Z25 = 670, |
2741 | | AARCH64_REG_Z24_Z25_Z26 = 671, |
2742 | | AARCH64_REG_Z25_Z26_Z27 = 672, |
2743 | | AARCH64_REG_Z26_Z27_Z28 = 673, |
2744 | | AARCH64_REG_Z27_Z28_Z29 = 674, |
2745 | | AARCH64_REG_Z28_Z29_Z30 = 675, |
2746 | | AARCH64_REG_Z29_Z30_Z31 = 676, |
2747 | | AARCH64_REG_Z30_Z31_Z0 = 677, |
2748 | | AARCH64_REG_Z31_Z0_Z1 = 678, |
2749 | | AARCH64_REG_Z16_Z24 = 679, |
2750 | | AARCH64_REG_Z17_Z25 = 680, |
2751 | | AARCH64_REG_Z18_Z26 = 681, |
2752 | | AARCH64_REG_Z19_Z27 = 682, |
2753 | | AARCH64_REG_Z20_Z28 = 683, |
2754 | | AARCH64_REG_Z21_Z29 = 684, |
2755 | | AARCH64_REG_Z22_Z30 = 685, |
2756 | | AARCH64_REG_Z23_Z31 = 686, |
2757 | | AARCH64_REG_Z0_Z8 = 687, |
2758 | | AARCH64_REG_Z1_Z9 = 688, |
2759 | | AARCH64_REG_Z2_Z10 = 689, |
2760 | | AARCH64_REG_Z3_Z11 = 690, |
2761 | | AARCH64_REG_Z4_Z12 = 691, |
2762 | | AARCH64_REG_Z5_Z13 = 692, |
2763 | | AARCH64_REG_Z6_Z14 = 693, |
2764 | | AARCH64_REG_Z7_Z15 = 694, |
2765 | | AARCH64_REG_Z16_Z20_Z24_Z28 = 695, |
2766 | | AARCH64_REG_Z17_Z21_Z25_Z29 = 696, |
2767 | | AARCH64_REG_Z18_Z22_Z26_Z30 = 697, |
2768 | | AARCH64_REG_Z19_Z23_Z27_Z31 = 698, |
2769 | | AARCH64_REG_Z0_Z4_Z8_Z12 = 699, |
2770 | | AARCH64_REG_Z1_Z5_Z9_Z13 = 700, |
2771 | | AARCH64_REG_Z2_Z6_Z10_Z14 = 701, |
2772 | | AARCH64_REG_Z3_Z7_Z11_Z15 = 702, |
2773 | | AARCH64_REG_ENDING, // 703 |
2774 | | |
2775 | | // clang-format on |
2776 | | // generated content <AArch64GenCSRegEnum.inc> end |
2777 | | |
2778 | | // alias registers |
2779 | | AARCH64_REG_IP0 = AARCH64_REG_X16, |
2780 | | AARCH64_REG_IP1 = AARCH64_REG_X17, |
2781 | | AARCH64_REG_X29 = AARCH64_REG_FP, |
2782 | | AARCH64_REG_X30 = AARCH64_REG_LR, |
2783 | | } aarch64_reg; |
2784 | | |
2785 | | /// Instruction's operand referring to memory |
2786 | | typedef struct aarch64_op_mem { |
2787 | | aarch64_reg base; ///< base register |
2788 | | aarch64_reg index; ///< index register |
2789 | | int32_t disp; ///< displacement/offset value |
2790 | | } aarch64_op_mem; |
2791 | | |
2792 | | typedef enum { |
2793 | | AARCH64_SME_OP_INVALID, |
2794 | | AARCH64_SME_OP_TILE, ///< SME operand is a single tile. |
2795 | | AARCH64_SME_OP_TILE_VEC, ///< SME operand is a tile indexed by a register and/or immediate |
2796 | | } aarch64_sme_op_type; |
2797 | | |
2798 | 31.8k | #define AARCH64_SLICE_IMM_INVALID UINT16_MAX |
2799 | 63.7k | #define AARCH64_SLICE_IMM_RANGE_INVALID UINT8_MAX |
2800 | | |
2801 | | typedef struct { |
2802 | | uint8_t first; |
2803 | | uint8_t offset; |
2804 | | } aarch64_imm_range; |
2805 | | |
2806 | | /// SME Instruction's matrix operand |
2807 | | typedef struct { |
2808 | | aarch64_sme_op_type |
2809 | | type; ///< AArch64_SME_OP_TILE, AArch64_SME_OP_TILE_VEC |
2810 | | aarch64_reg tile; ///< Matrix tile register |
2811 | | aarch64_reg slice_reg; ///< slice index reg |
2812 | | union { |
2813 | | uint16_t imm; ///< Invalid if equal to AARCH64_SLICE_IMM_INVALID |
2814 | | aarch64_imm_range |
2815 | | imm_range; ///< Members are set to AARCH64_SLICE_IMM_RANGE_INVALID if invalid. |
2816 | | } slice_offset; ///< slice index offset. |
2817 | | bool has_range_offset; ///< If true, the offset is a range. |
2818 | | bool is_vertical; ///< Flag if slice is vertical or horizontal |
2819 | | } aarch64_op_sme; |
2820 | | |
2821 | | /// SME Instruction's operand has index |
2822 | | typedef struct { |
2823 | | aarch64_reg reg; ///< Vector predicate register |
2824 | | aarch64_reg vec_select; ///< Vector select register. |
2825 | | int32_t imm_index; ///< Index in range 0 to one less of vector elements in a 128bit reg. |
2826 | | } aarch64_op_pred; |
2827 | | |
2828 | | /// Instruction operand |
2829 | | typedef struct cs_aarch64_op { |
2830 | | int vector_index; ///< Vector Index for some vector operands (or -1 if |
2831 | | ///< irrelevant) |
2832 | | AArch64Layout_VectorLayout vas; ///< Vector Arrangement Specifier |
2833 | | struct { |
2834 | | aarch64_shifter type; ///< shifter type of this operand |
2835 | | /// Shift value of this operand. |
2836 | | /// If the type indicates a shift with a register this value should be |
2837 | | /// interpreted as aarch64_reg. |
2838 | | unsigned int value; |
2839 | | } shift; |
2840 | | aarch64_extender ext; ///< extender type of this operand |
2841 | | aarch64_op_type type; ///< operand type |
2842 | | /// Q and V regs share the same identifiers (because they are the same registers). |
2843 | | /// If this flag is set, the register operand is interpreted as a V-register. |
2844 | | bool is_vreg; |
2845 | | union { |
2846 | | aarch64_reg reg; ///< register value for REG operand |
2847 | | int64_t imm; ///< immediate value, or index for C-IMM or IMM operand |
2848 | | aarch64_imm_range imm_range; ///< An immediate range |
2849 | | double fp; ///< floating point value for FP operand |
2850 | | aarch64_op_mem |
2851 | | mem; ///< base/index/scale/disp value for MEM operand |
2852 | | aarch64_op_sme sme; ///< SME matrix operand |
2853 | | aarch64_op_pred pred; ///< Predicate register |
2854 | | }; |
2855 | | aarch64_sysop sysop; ///< System operand |
2856 | | |
2857 | | /// How is this operand accessed? (READ, WRITE or READ|WRITE) |
2858 | | /// This field is combined of cs_ac_type. |
2859 | | /// NOTE: this field is irrelevant if engine is compiled in DIET mode. |
2860 | | cs_ac_type access; |
2861 | | bool is_list_member; ///< True if this operand is part of a register or vector list. |
2862 | | } cs_aarch64_op; |
2863 | | |
2864 | | typedef struct { |
2865 | | cs_ac_type |
2866 | | mem_acc; ///< CGI memory access according to mayLoad and mayStore |
2867 | | } aarch64_suppl_info; |
2868 | | |
2869 | 5.66M | #define NUM_AARCH64_OPS 16 |
2870 | | |
2871 | | /// Instruction structure |
2872 | | typedef struct cs_aarch64 { |
2873 | | AArch64CC_CondCode cc; ///< conditional code for this insn |
2874 | | bool update_flags; ///< does this insn update flags? |
2875 | | bool post_index; ///< only set if writeback is 'True', if 'False' pre-index, otherwise post. |
2876 | | bool is_doing_sme; ///< True if a SME or SVE operand is currently edited. |
2877 | | |
2878 | | /// Number of operands of this instruction, |
2879 | | /// or 0 when instruction has no operand. |
2880 | | uint8_t op_count; |
2881 | | |
2882 | | cs_aarch64_op |
2883 | | operands[NUM_AARCH64_OPS]; ///< operands for this instruction. |
2884 | | } cs_aarch64; |
2885 | | |
2886 | | /// AArch64 instruction |
2887 | | typedef enum aarch64_insn { |
2888 | | // generated content <AArch64GenCSInsnEnum.inc> begin |
2889 | | // clang-format off |
2890 | | |
2891 | | AARCH64_INS_INVALID, |
2892 | | AARCH64_INS_ABS, |
2893 | | AARCH64_INS_ADCLB, |
2894 | | AARCH64_INS_ADCLT, |
2895 | | AARCH64_INS_ADCS, |
2896 | | AARCH64_INS_ADC, |
2897 | | AARCH64_INS_ADDG, |
2898 | | AARCH64_INS_ADDHA, |
2899 | | AARCH64_INS_ADDHNB, |
2900 | | AARCH64_INS_ADDHNT, |
2901 | | AARCH64_INS_ADDHN, |
2902 | | AARCH64_INS_ADDHN2, |
2903 | | AARCH64_INS_ADDPL, |
2904 | | AARCH64_INS_ADDPT, |
2905 | | AARCH64_INS_ADDP, |
2906 | | AARCH64_INS_ADDQV, |
2907 | | AARCH64_INS_ADDSPL, |
2908 | | AARCH64_INS_ADDSVL, |
2909 | | AARCH64_INS_ADDS, |
2910 | | AARCH64_INS_ADDVA, |
2911 | | AARCH64_INS_ADDVL, |
2912 | | AARCH64_INS_ADDV, |
2913 | | AARCH64_INS_ADD, |
2914 | | AARCH64_INS_ADR, |
2915 | | AARCH64_INS_ADRP, |
2916 | | AARCH64_INS_AESD, |
2917 | | AARCH64_INS_AESE, |
2918 | | AARCH64_INS_AESIMC, |
2919 | | AARCH64_INS_AESMC, |
2920 | | AARCH64_INS_ANDQV, |
2921 | | AARCH64_INS_ANDS, |
2922 | | AARCH64_INS_ANDV, |
2923 | | AARCH64_INS_AND, |
2924 | | AARCH64_INS_ASRD, |
2925 | | AARCH64_INS_ASRR, |
2926 | | AARCH64_INS_ASR, |
2927 | | AARCH64_INS_AT_AS1ELX, |
2928 | | AARCH64_INS_AUTDA, |
2929 | | AARCH64_INS_AUTDB, |
2930 | | AARCH64_INS_AUTDZA, |
2931 | | AARCH64_INS_AUTDZB, |
2932 | | AARCH64_INS_AUTIA, |
2933 | | AARCH64_INS_HINT, |
2934 | | AARCH64_INS_AUTIA171615, |
2935 | | AARCH64_INS_AUTIASPPC, |
2936 | | AARCH64_INS_AUTIB, |
2937 | | AARCH64_INS_AUTIB171615, |
2938 | | AARCH64_INS_AUTIBSPPC, |
2939 | | AARCH64_INS_AUTIZA, |
2940 | | AARCH64_INS_AUTIZB, |
2941 | | AARCH64_INS_AXFLAG, |
2942 | | AARCH64_INS_B, |
2943 | | AARCH64_INS_BCAX, |
2944 | | AARCH64_INS_BC, |
2945 | | AARCH64_INS_BDEP, |
2946 | | AARCH64_INS_BEXT, |
2947 | | AARCH64_INS_BFDOT, |
2948 | | AARCH64_INS_BF1CVTL2, |
2949 | | AARCH64_INS_BF1CVTLT, |
2950 | | AARCH64_INS_BF1CVTL, |
2951 | | AARCH64_INS_BF1CVT, |
2952 | | AARCH64_INS_BF2CVTL2, |
2953 | | AARCH64_INS_BF2CVTLT, |
2954 | | AARCH64_INS_BF2CVTL, |
2955 | | AARCH64_INS_BF2CVT, |
2956 | | AARCH64_INS_BFADD, |
2957 | | AARCH64_INS_BFCLAMP, |
2958 | | AARCH64_INS_BFCVT, |
2959 | | AARCH64_INS_BFCVTN, |
2960 | | AARCH64_INS_BFCVTN2, |
2961 | | AARCH64_INS_BFCVTNT, |
2962 | | AARCH64_INS_BFMAXNM, |
2963 | | AARCH64_INS_BFMAX, |
2964 | | AARCH64_INS_BFMINNM, |
2965 | | AARCH64_INS_BFMIN, |
2966 | | AARCH64_INS_BFMLALB, |
2967 | | AARCH64_INS_BFMLALT, |
2968 | | AARCH64_INS_BFMLAL, |
2969 | | AARCH64_INS_BFMLA, |
2970 | | AARCH64_INS_BFMLSLB, |
2971 | | AARCH64_INS_BFMLSLT, |
2972 | | AARCH64_INS_BFMLSL, |
2973 | | AARCH64_INS_BFMLS, |
2974 | | AARCH64_INS_BFMMLA, |
2975 | | AARCH64_INS_BFMOPA, |
2976 | | AARCH64_INS_BFMOPS, |
2977 | | AARCH64_INS_BFMUL, |
2978 | | AARCH64_INS_BFM, |
2979 | | AARCH64_INS_BFSUB, |
2980 | | AARCH64_INS_BFVDOT, |
2981 | | AARCH64_INS_BGRP, |
2982 | | AARCH64_INS_BICS, |
2983 | | AARCH64_INS_BIC, |
2984 | | AARCH64_INS_BIF, |
2985 | | AARCH64_INS_BIT, |
2986 | | AARCH64_INS_BL, |
2987 | | AARCH64_INS_BLR, |
2988 | | AARCH64_INS_BLRAA, |
2989 | | AARCH64_INS_BLRAAZ, |
2990 | | AARCH64_INS_BLRAB, |
2991 | | AARCH64_INS_BLRABZ, |
2992 | | AARCH64_INS_BMOPA, |
2993 | | AARCH64_INS_BMOPS, |
2994 | | AARCH64_INS_BR, |
2995 | | AARCH64_INS_BRAA, |
2996 | | AARCH64_INS_BRAAZ, |
2997 | | AARCH64_INS_BRAB, |
2998 | | AARCH64_INS_BRABZ, |
2999 | | AARCH64_INS_BRB, |
3000 | | AARCH64_INS_BRK, |
3001 | | AARCH64_INS_BRKAS, |
3002 | | AARCH64_INS_BRKA, |
3003 | | AARCH64_INS_BRKBS, |
3004 | | AARCH64_INS_BRKB, |
3005 | | AARCH64_INS_BRKNS, |
3006 | | AARCH64_INS_BRKN, |
3007 | | AARCH64_INS_BRKPAS, |
3008 | | AARCH64_INS_BRKPA, |
3009 | | AARCH64_INS_BRKPBS, |
3010 | | AARCH64_INS_BRKPB, |
3011 | | AARCH64_INS_BSL1N, |
3012 | | AARCH64_INS_BSL2N, |
3013 | | AARCH64_INS_BSL, |
3014 | | AARCH64_INS_CADD, |
3015 | | AARCH64_INS_CASAB, |
3016 | | AARCH64_INS_CASAH, |
3017 | | AARCH64_INS_CASALB, |
3018 | | AARCH64_INS_CASALH, |
3019 | | AARCH64_INS_CASAL, |
3020 | | AARCH64_INS_CASA, |
3021 | | AARCH64_INS_CASB, |
3022 | | AARCH64_INS_CASH, |
3023 | | AARCH64_INS_CASLB, |
3024 | | AARCH64_INS_CASLH, |
3025 | | AARCH64_INS_CASL, |
3026 | | AARCH64_INS_CASPAL, |
3027 | | AARCH64_INS_CASPA, |
3028 | | AARCH64_INS_CASPL, |
3029 | | AARCH64_INS_CASP, |
3030 | | AARCH64_INS_CAS, |
3031 | | AARCH64_INS_CBNZ, |
3032 | | AARCH64_INS_CBZ, |
3033 | | AARCH64_INS_CCMN, |
3034 | | AARCH64_INS_CCMP, |
3035 | | AARCH64_INS_CDOT, |
3036 | | AARCH64_INS_CFINV, |
3037 | | AARCH64_INS_CLASTA, |
3038 | | AARCH64_INS_CLASTB, |
3039 | | AARCH64_INS_CLR, |
3040 | | AARCH64_INS_CLREX, |
3041 | | AARCH64_INS_CLS, |
3042 | | AARCH64_INS_CLZ, |
3043 | | AARCH64_INS_CMEQ, |
3044 | | AARCH64_INS_CMGE, |
3045 | | AARCH64_INS_CMGT, |
3046 | | AARCH64_INS_CMHI, |
3047 | | AARCH64_INS_CMHS, |
3048 | | AARCH64_INS_CMLA, |
3049 | | AARCH64_INS_CMLE, |
3050 | | AARCH64_INS_CMLT, |
3051 | | AARCH64_INS_CMPEQ, |
3052 | | AARCH64_INS_CMPGE, |
3053 | | AARCH64_INS_CMPGT, |
3054 | | AARCH64_INS_CMPHI, |
3055 | | AARCH64_INS_CMPHS, |
3056 | | AARCH64_INS_CMPLE, |
3057 | | AARCH64_INS_CMPLO, |
3058 | | AARCH64_INS_CMPLS, |
3059 | | AARCH64_INS_CMPLT, |
3060 | | AARCH64_INS_CMPNE, |
3061 | | AARCH64_INS_CMTST, |
3062 | | AARCH64_INS_CNOT, |
3063 | | AARCH64_INS_CNTB, |
3064 | | AARCH64_INS_CNTD, |
3065 | | AARCH64_INS_CNTH, |
3066 | | AARCH64_INS_CNTP, |
3067 | | AARCH64_INS_CNTW, |
3068 | | AARCH64_INS_CNT, |
3069 | | AARCH64_INS_COMPACT, |
3070 | | AARCH64_INS_CPYE, |
3071 | | AARCH64_INS_CPYEN, |
3072 | | AARCH64_INS_CPYERN, |
3073 | | AARCH64_INS_CPYERT, |
3074 | | AARCH64_INS_CPYERTN, |
3075 | | AARCH64_INS_CPYERTRN, |
3076 | | AARCH64_INS_CPYERTWN, |
3077 | | AARCH64_INS_CPYET, |
3078 | | AARCH64_INS_CPYETN, |
3079 | | AARCH64_INS_CPYETRN, |
3080 | | AARCH64_INS_CPYETWN, |
3081 | | AARCH64_INS_CPYEWN, |
3082 | | AARCH64_INS_CPYEWT, |
3083 | | AARCH64_INS_CPYEWTN, |
3084 | | AARCH64_INS_CPYEWTRN, |
3085 | | AARCH64_INS_CPYEWTWN, |
3086 | | AARCH64_INS_CPYFE, |
3087 | | AARCH64_INS_CPYFEN, |
3088 | | AARCH64_INS_CPYFERN, |
3089 | | AARCH64_INS_CPYFERT, |
3090 | | AARCH64_INS_CPYFERTN, |
3091 | | AARCH64_INS_CPYFERTRN, |
3092 | | AARCH64_INS_CPYFERTWN, |
3093 | | AARCH64_INS_CPYFET, |
3094 | | AARCH64_INS_CPYFETN, |
3095 | | AARCH64_INS_CPYFETRN, |
3096 | | AARCH64_INS_CPYFETWN, |
3097 | | AARCH64_INS_CPYFEWN, |
3098 | | AARCH64_INS_CPYFEWT, |
3099 | | AARCH64_INS_CPYFEWTN, |
3100 | | AARCH64_INS_CPYFEWTRN, |
3101 | | AARCH64_INS_CPYFEWTWN, |
3102 | | AARCH64_INS_CPYFM, |
3103 | | AARCH64_INS_CPYFMN, |
3104 | | AARCH64_INS_CPYFMRN, |
3105 | | AARCH64_INS_CPYFMRT, |
3106 | | AARCH64_INS_CPYFMRTN, |
3107 | | AARCH64_INS_CPYFMRTRN, |
3108 | | AARCH64_INS_CPYFMRTWN, |
3109 | | AARCH64_INS_CPYFMT, |
3110 | | AARCH64_INS_CPYFMTN, |
3111 | | AARCH64_INS_CPYFMTRN, |
3112 | | AARCH64_INS_CPYFMTWN, |
3113 | | AARCH64_INS_CPYFMWN, |
3114 | | AARCH64_INS_CPYFMWT, |
3115 | | AARCH64_INS_CPYFMWTN, |
3116 | | AARCH64_INS_CPYFMWTRN, |
3117 | | AARCH64_INS_CPYFMWTWN, |
3118 | | AARCH64_INS_CPYFP, |
3119 | | AARCH64_INS_CPYFPN, |
3120 | | AARCH64_INS_CPYFPRN, |
3121 | | AARCH64_INS_CPYFPRT, |
3122 | | AARCH64_INS_CPYFPRTN, |
3123 | | AARCH64_INS_CPYFPRTRN, |
3124 | | AARCH64_INS_CPYFPRTWN, |
3125 | | AARCH64_INS_CPYFPT, |
3126 | | AARCH64_INS_CPYFPTN, |
3127 | | AARCH64_INS_CPYFPTRN, |
3128 | | AARCH64_INS_CPYFPTWN, |
3129 | | AARCH64_INS_CPYFPWN, |
3130 | | AARCH64_INS_CPYFPWT, |
3131 | | AARCH64_INS_CPYFPWTN, |
3132 | | AARCH64_INS_CPYFPWTRN, |
3133 | | AARCH64_INS_CPYFPWTWN, |
3134 | | AARCH64_INS_CPYM, |
3135 | | AARCH64_INS_CPYMN, |
3136 | | AARCH64_INS_CPYMRN, |
3137 | | AARCH64_INS_CPYMRT, |
3138 | | AARCH64_INS_CPYMRTN, |
3139 | | AARCH64_INS_CPYMRTRN, |
3140 | | AARCH64_INS_CPYMRTWN, |
3141 | | AARCH64_INS_CPYMT, |
3142 | | AARCH64_INS_CPYMTN, |
3143 | | AARCH64_INS_CPYMTRN, |
3144 | | AARCH64_INS_CPYMTWN, |
3145 | | AARCH64_INS_CPYMWN, |
3146 | | AARCH64_INS_CPYMWT, |
3147 | | AARCH64_INS_CPYMWTN, |
3148 | | AARCH64_INS_CPYMWTRN, |
3149 | | AARCH64_INS_CPYMWTWN, |
3150 | | AARCH64_INS_CPYP, |
3151 | | AARCH64_INS_CPYPN, |
3152 | | AARCH64_INS_CPYPRN, |
3153 | | AARCH64_INS_CPYPRT, |
3154 | | AARCH64_INS_CPYPRTN, |
3155 | | AARCH64_INS_CPYPRTRN, |
3156 | | AARCH64_INS_CPYPRTWN, |
3157 | | AARCH64_INS_CPYPT, |
3158 | | AARCH64_INS_CPYPTN, |
3159 | | AARCH64_INS_CPYPTRN, |
3160 | | AARCH64_INS_CPYPTWN, |
3161 | | AARCH64_INS_CPYPWN, |
3162 | | AARCH64_INS_CPYPWT, |
3163 | | AARCH64_INS_CPYPWTN, |
3164 | | AARCH64_INS_CPYPWTRN, |
3165 | | AARCH64_INS_CPYPWTWN, |
3166 | | AARCH64_INS_CPY, |
3167 | | AARCH64_INS_CRC32B, |
3168 | | AARCH64_INS_CRC32CB, |
3169 | | AARCH64_INS_CRC32CH, |
3170 | | AARCH64_INS_CRC32CW, |
3171 | | AARCH64_INS_CRC32CX, |
3172 | | AARCH64_INS_CRC32H, |
3173 | | AARCH64_INS_CRC32W, |
3174 | | AARCH64_INS_CRC32X, |
3175 | | AARCH64_INS_CSEL, |
3176 | | AARCH64_INS_CSINC, |
3177 | | AARCH64_INS_CSINV, |
3178 | | AARCH64_INS_CSNEG, |
3179 | | AARCH64_INS_CTERMEQ, |
3180 | | AARCH64_INS_CTERMNE, |
3181 | | AARCH64_INS_CTZ, |
3182 | | AARCH64_INS_DCPS1, |
3183 | | AARCH64_INS_DCPS2, |
3184 | | AARCH64_INS_DCPS3, |
3185 | | AARCH64_INS_DECB, |
3186 | | AARCH64_INS_DECD, |
3187 | | AARCH64_INS_DECH, |
3188 | | AARCH64_INS_DECP, |
3189 | | AARCH64_INS_DECW, |
3190 | | AARCH64_INS_DMB, |
3191 | | AARCH64_INS_DRPS, |
3192 | | AARCH64_INS_DSB, |
3193 | | AARCH64_INS_DUPM, |
3194 | | AARCH64_INS_DUPQ, |
3195 | | AARCH64_INS_DUP, |
3196 | | AARCH64_INS_MOV, |
3197 | | AARCH64_INS_EON, |
3198 | | AARCH64_INS_EOR3, |
3199 | | AARCH64_INS_EORBT, |
3200 | | AARCH64_INS_EORQV, |
3201 | | AARCH64_INS_EORS, |
3202 | | AARCH64_INS_EORTB, |
3203 | | AARCH64_INS_EORV, |
3204 | | AARCH64_INS_EOR, |
3205 | | AARCH64_INS_ERET, |
3206 | | AARCH64_INS_ERETAA, |
3207 | | AARCH64_INS_ERETAB, |
3208 | | AARCH64_INS_EXTQ, |
3209 | | AARCH64_INS_MOVA, |
3210 | | AARCH64_INS_EXTR, |
3211 | | AARCH64_INS_EXTRX, |
3212 | | AARCH64_INS_EXTRY, |
3213 | | AARCH64_INS_EXT, |
3214 | | AARCH64_INS_F1CVTL2, |
3215 | | AARCH64_INS_F1CVTLT, |
3216 | | AARCH64_INS_F1CVTL, |
3217 | | AARCH64_INS_F1CVT, |
3218 | | AARCH64_INS_F2CVTL2, |
3219 | | AARCH64_INS_F2CVTLT, |
3220 | | AARCH64_INS_F2CVTL, |
3221 | | AARCH64_INS_F2CVT, |
3222 | | AARCH64_INS_FABD, |
3223 | | AARCH64_INS_FABS, |
3224 | | AARCH64_INS_FACGE, |
3225 | | AARCH64_INS_FACGT, |
3226 | | AARCH64_INS_FADDA, |
3227 | | AARCH64_INS_FADD, |
3228 | | AARCH64_INS_FADDP, |
3229 | | AARCH64_INS_FADDQV, |
3230 | | AARCH64_INS_FADDV, |
3231 | | AARCH64_INS_FAMAX, |
3232 | | AARCH64_INS_FAMIN, |
3233 | | AARCH64_INS_FCADD, |
3234 | | AARCH64_INS_FCCMP, |
3235 | | AARCH64_INS_FCCMPE, |
3236 | | AARCH64_INS_FCLAMP, |
3237 | | AARCH64_INS_FCMEQ, |
3238 | | AARCH64_INS_FCMGE, |
3239 | | AARCH64_INS_FCMGT, |
3240 | | AARCH64_INS_FCMLA, |
3241 | | AARCH64_INS_FCMLE, |
3242 | | AARCH64_INS_FCMLT, |
3243 | | AARCH64_INS_FCMNE, |
3244 | | AARCH64_INS_FCMP, |
3245 | | AARCH64_INS_FCMPE, |
3246 | | AARCH64_INS_FCMUO, |
3247 | | AARCH64_INS_FCPY, |
3248 | | AARCH64_INS_FCSEL, |
3249 | | AARCH64_INS_FCVTAS, |
3250 | | AARCH64_INS_FCVTAU, |
3251 | | AARCH64_INS_FCVT, |
3252 | | AARCH64_INS_FCVTLT, |
3253 | | AARCH64_INS_FCVTL, |
3254 | | AARCH64_INS_FCVTL2, |
3255 | | AARCH64_INS_FCVTMS, |
3256 | | AARCH64_INS_FCVTMU, |
3257 | | AARCH64_INS_FCVTNB, |
3258 | | AARCH64_INS_FCVTNS, |
3259 | | AARCH64_INS_FCVTNT, |
3260 | | AARCH64_INS_FCVTNU, |
3261 | | AARCH64_INS_FCVTN, |
3262 | | AARCH64_INS_FCVTN2, |
3263 | | AARCH64_INS_FCVTPS, |
3264 | | AARCH64_INS_FCVTPU, |
3265 | | AARCH64_INS_FCVTXNT, |
3266 | | AARCH64_INS_FCVTXN, |
3267 | | AARCH64_INS_FCVTXN2, |
3268 | | AARCH64_INS_FCVTX, |
3269 | | AARCH64_INS_FCVTZS, |
3270 | | AARCH64_INS_FCVTZU, |
3271 | | AARCH64_INS_FDIV, |
3272 | | AARCH64_INS_FDIVR, |
3273 | | AARCH64_INS_FDOT, |
3274 | | AARCH64_INS_FDUP, |
3275 | | AARCH64_INS_FEXPA, |
3276 | | AARCH64_INS_FJCVTZS, |
3277 | | AARCH64_INS_FLOGB, |
3278 | | AARCH64_INS_FMA16, |
3279 | | AARCH64_INS_FMA32, |
3280 | | AARCH64_INS_FMA64, |
3281 | | AARCH64_INS_FMADD, |
3282 | | AARCH64_INS_FMAD, |
3283 | | AARCH64_INS_FMAX, |
3284 | | AARCH64_INS_FMAXNM, |
3285 | | AARCH64_INS_FMAXNMP, |
3286 | | AARCH64_INS_FMAXNMQV, |
3287 | | AARCH64_INS_FMAXNMV, |
3288 | | AARCH64_INS_FMAXP, |
3289 | | AARCH64_INS_FMAXQV, |
3290 | | AARCH64_INS_FMAXV, |
3291 | | AARCH64_INS_FMIN, |
3292 | | AARCH64_INS_FMINNM, |
3293 | | AARCH64_INS_FMINNMP, |
3294 | | AARCH64_INS_FMINNMQV, |
3295 | | AARCH64_INS_FMINNMV, |
3296 | | AARCH64_INS_FMINP, |
3297 | | AARCH64_INS_FMINQV, |
3298 | | AARCH64_INS_FMINV, |
3299 | | AARCH64_INS_FMLAL2, |
3300 | | AARCH64_INS_FMLALB, |
3301 | | AARCH64_INS_FMLALLBB, |
3302 | | AARCH64_INS_FMLALLBT, |
3303 | | AARCH64_INS_FMLALLTB, |
3304 | | AARCH64_INS_FMLALLTT, |
3305 | | AARCH64_INS_FMLALL, |
3306 | | AARCH64_INS_FMLALT, |
3307 | | AARCH64_INS_FMLAL, |
3308 | | AARCH64_INS_FMLA, |
3309 | | AARCH64_INS_FMLSL2, |
3310 | | AARCH64_INS_FMLSLB, |
3311 | | AARCH64_INS_FMLSLT, |
3312 | | AARCH64_INS_FMLSL, |
3313 | | AARCH64_INS_FMLS, |
3314 | | AARCH64_INS_FMMLA, |
3315 | | AARCH64_INS_FMOPA, |
3316 | | AARCH64_INS_FMOPS, |
3317 | | AARCH64_INS_FMOV, |
3318 | | AARCH64_INS_FMS16, |
3319 | | AARCH64_INS_FMS32, |
3320 | | AARCH64_INS_FMS64, |
3321 | | AARCH64_INS_FMSB, |
3322 | | AARCH64_INS_FMSUB, |
3323 | | AARCH64_INS_FMUL, |
3324 | | AARCH64_INS_FMULX, |
3325 | | AARCH64_INS_FNEG, |
3326 | | AARCH64_INS_FNMADD, |
3327 | | AARCH64_INS_FNMAD, |
3328 | | AARCH64_INS_FNMLA, |
3329 | | AARCH64_INS_FNMLS, |
3330 | | AARCH64_INS_FNMSB, |
3331 | | AARCH64_INS_FNMSUB, |
3332 | | AARCH64_INS_FNMUL, |
3333 | | AARCH64_INS_FRECPE, |
3334 | | AARCH64_INS_FRECPS, |
3335 | | AARCH64_INS_FRECPX, |
3336 | | AARCH64_INS_FRINT32X, |
3337 | | AARCH64_INS_FRINT32Z, |
3338 | | AARCH64_INS_FRINT64X, |
3339 | | AARCH64_INS_FRINT64Z, |
3340 | | AARCH64_INS_FRINTA, |
3341 | | AARCH64_INS_FRINTI, |
3342 | | AARCH64_INS_FRINTM, |
3343 | | AARCH64_INS_FRINTN, |
3344 | | AARCH64_INS_FRINTP, |
3345 | | AARCH64_INS_FRINTX, |
3346 | | AARCH64_INS_FRINTZ, |
3347 | | AARCH64_INS_FRSQRTE, |
3348 | | AARCH64_INS_FRSQRTS, |
3349 | | AARCH64_INS_FSCALE, |
3350 | | AARCH64_INS_FSQRT, |
3351 | | AARCH64_INS_FSUB, |
3352 | | AARCH64_INS_FSUBR, |
3353 | | AARCH64_INS_FTMAD, |
3354 | | AARCH64_INS_FTSMUL, |
3355 | | AARCH64_INS_FTSSEL, |
3356 | | AARCH64_INS_FVDOTB, |
3357 | | AARCH64_INS_FVDOTT, |
3358 | | AARCH64_INS_FVDOT, |
3359 | | AARCH64_INS_GCSPOPCX, |
3360 | | AARCH64_INS_GCSPOPM, |
3361 | | AARCH64_INS_GCSPOPX, |
3362 | | AARCH64_INS_GCSPUSHM, |
3363 | | AARCH64_INS_GCSPUSHX, |
3364 | | AARCH64_INS_GCSSS1, |
3365 | | AARCH64_INS_GCSSS2, |
3366 | | AARCH64_INS_GCSSTR, |
3367 | | AARCH64_INS_GCSSTTR, |
3368 | | AARCH64_INS_GENLUT, |
3369 | | AARCH64_INS_GENTER, |
3370 | | AARCH64_INS_GEXIT, |
3371 | | AARCH64_INS_LD1B, |
3372 | | AARCH64_INS_LD1D, |
3373 | | AARCH64_INS_LD1H, |
3374 | | AARCH64_INS_LD1Q, |
3375 | | AARCH64_INS_LD1SB, |
3376 | | AARCH64_INS_LD1SH, |
3377 | | AARCH64_INS_LD1SW, |
3378 | | AARCH64_INS_LD1W, |
3379 | | AARCH64_INS_LDFF1B, |
3380 | | AARCH64_INS_LDFF1D, |
3381 | | AARCH64_INS_LDFF1H, |
3382 | | AARCH64_INS_LDFF1SB, |
3383 | | AARCH64_INS_LDFF1SH, |
3384 | | AARCH64_INS_LDFF1SW, |
3385 | | AARCH64_INS_LDFF1W, |
3386 | | AARCH64_INS_GMI, |
3387 | | AARCH64_INS_HISTCNT, |
3388 | | AARCH64_INS_HISTSEG, |
3389 | | AARCH64_INS_HLT, |
3390 | | AARCH64_INS_HVC, |
3391 | | AARCH64_INS_INCB, |
3392 | | AARCH64_INS_INCD, |
3393 | | AARCH64_INS_INCH, |
3394 | | AARCH64_INS_INCP, |
3395 | | AARCH64_INS_INCW, |
3396 | | AARCH64_INS_INDEX, |
3397 | | AARCH64_INS_INSR, |
3398 | | AARCH64_INS_INS, |
3399 | | AARCH64_INS_IRG, |
3400 | | AARCH64_INS_ISB, |
3401 | | AARCH64_INS_LASTA, |
3402 | | AARCH64_INS_LASTB, |
3403 | | AARCH64_INS_LD1, |
3404 | | AARCH64_INS_LD1RB, |
3405 | | AARCH64_INS_LD1RD, |
3406 | | AARCH64_INS_LD1RH, |
3407 | | AARCH64_INS_LD1ROB, |
3408 | | AARCH64_INS_LD1ROD, |
3409 | | AARCH64_INS_LD1ROH, |
3410 | | AARCH64_INS_LD1ROW, |
3411 | | AARCH64_INS_LD1RQB, |
3412 | | AARCH64_INS_LD1RQD, |
3413 | | AARCH64_INS_LD1RQH, |
3414 | | AARCH64_INS_LD1RQW, |
3415 | | AARCH64_INS_LD1RSB, |
3416 | | AARCH64_INS_LD1RSH, |
3417 | | AARCH64_INS_LD1RSW, |
3418 | | AARCH64_INS_LD1RW, |
3419 | | AARCH64_INS_LD1R, |
3420 | | AARCH64_INS_LD2B, |
3421 | | AARCH64_INS_LD2D, |
3422 | | AARCH64_INS_LD2H, |
3423 | | AARCH64_INS_LD2Q, |
3424 | | AARCH64_INS_LD2R, |
3425 | | AARCH64_INS_LD2, |
3426 | | AARCH64_INS_LD2W, |
3427 | | AARCH64_INS_LD3B, |
3428 | | AARCH64_INS_LD3D, |
3429 | | AARCH64_INS_LD3H, |
3430 | | AARCH64_INS_LD3Q, |
3431 | | AARCH64_INS_LD3R, |
3432 | | AARCH64_INS_LD3, |
3433 | | AARCH64_INS_LD3W, |
3434 | | AARCH64_INS_LD4B, |
3435 | | AARCH64_INS_LD4D, |
3436 | | AARCH64_INS_LD4, |
3437 | | AARCH64_INS_LD4H, |
3438 | | AARCH64_INS_LD4Q, |
3439 | | AARCH64_INS_LD4R, |
3440 | | AARCH64_INS_LD4W, |
3441 | | AARCH64_INS_LD64B, |
3442 | | AARCH64_INS_LDADDAB, |
3443 | | AARCH64_INS_LDADDAH, |
3444 | | AARCH64_INS_LDADDALB, |
3445 | | AARCH64_INS_LDADDALH, |
3446 | | AARCH64_INS_LDADDAL, |
3447 | | AARCH64_INS_LDADDA, |
3448 | | AARCH64_INS_LDADDB, |
3449 | | AARCH64_INS_LDADDH, |
3450 | | AARCH64_INS_LDADDLB, |
3451 | | AARCH64_INS_LDADDLH, |
3452 | | AARCH64_INS_LDADDL, |
3453 | | AARCH64_INS_LDADD, |
3454 | | AARCH64_INS_LDAP1, |
3455 | | AARCH64_INS_LDAPRB, |
3456 | | AARCH64_INS_LDAPRH, |
3457 | | AARCH64_INS_LDAPR, |
3458 | | AARCH64_INS_LDAPURB, |
3459 | | AARCH64_INS_LDAPURH, |
3460 | | AARCH64_INS_LDAPURSB, |
3461 | | AARCH64_INS_LDAPURSH, |
3462 | | AARCH64_INS_LDAPURSW, |
3463 | | AARCH64_INS_LDAPUR, |
3464 | | AARCH64_INS_LDARB, |
3465 | | AARCH64_INS_LDARH, |
3466 | | AARCH64_INS_LDAR, |
3467 | | AARCH64_INS_LDAXP, |
3468 | | AARCH64_INS_LDAXRB, |
3469 | | AARCH64_INS_LDAXRH, |
3470 | | AARCH64_INS_LDAXR, |
3471 | | AARCH64_INS_LDCLRAB, |
3472 | | AARCH64_INS_LDCLRAH, |
3473 | | AARCH64_INS_LDCLRALB, |
3474 | | AARCH64_INS_LDCLRALH, |
3475 | | AARCH64_INS_LDCLRAL, |
3476 | | AARCH64_INS_LDCLRA, |
3477 | | AARCH64_INS_LDCLRB, |
3478 | | AARCH64_INS_LDCLRH, |
3479 | | AARCH64_INS_LDCLRLB, |
3480 | | AARCH64_INS_LDCLRLH, |
3481 | | AARCH64_INS_LDCLRL, |
3482 | | AARCH64_INS_LDCLRP, |
3483 | | AARCH64_INS_LDCLRPA, |
3484 | | AARCH64_INS_LDCLRPAL, |
3485 | | AARCH64_INS_LDCLRPL, |
3486 | | AARCH64_INS_LDCLR, |
3487 | | AARCH64_INS_LDEORAB, |
3488 | | AARCH64_INS_LDEORAH, |
3489 | | AARCH64_INS_LDEORALB, |
3490 | | AARCH64_INS_LDEORALH, |
3491 | | AARCH64_INS_LDEORAL, |
3492 | | AARCH64_INS_LDEORA, |
3493 | | AARCH64_INS_LDEORB, |
3494 | | AARCH64_INS_LDEORH, |
3495 | | AARCH64_INS_LDEORLB, |
3496 | | AARCH64_INS_LDEORLH, |
3497 | | AARCH64_INS_LDEORL, |
3498 | | AARCH64_INS_LDEOR, |
3499 | | AARCH64_INS_LDG, |
3500 | | AARCH64_INS_LDGM, |
3501 | | AARCH64_INS_LDIAPP, |
3502 | | AARCH64_INS_LDLARB, |
3503 | | AARCH64_INS_LDLARH, |
3504 | | AARCH64_INS_LDLAR, |
3505 | | AARCH64_INS_LDNF1B, |
3506 | | AARCH64_INS_LDNF1D, |
3507 | | AARCH64_INS_LDNF1H, |
3508 | | AARCH64_INS_LDNF1SB, |
3509 | | AARCH64_INS_LDNF1SH, |
3510 | | AARCH64_INS_LDNF1SW, |
3511 | | AARCH64_INS_LDNF1W, |
3512 | | AARCH64_INS_LDNP, |
3513 | | AARCH64_INS_LDNT1B, |
3514 | | AARCH64_INS_LDNT1D, |
3515 | | AARCH64_INS_LDNT1H, |
3516 | | AARCH64_INS_LDNT1SB, |
3517 | | AARCH64_INS_LDNT1SH, |
3518 | | AARCH64_INS_LDNT1SW, |
3519 | | AARCH64_INS_LDNT1W, |
3520 | | AARCH64_INS_LDP, |
3521 | | AARCH64_INS_LDPSW, |
3522 | | AARCH64_INS_LDRAA, |
3523 | | AARCH64_INS_LDRAB, |
3524 | | AARCH64_INS_LDRB, |
3525 | | AARCH64_INS_LDR, |
3526 | | AARCH64_INS_LDRH, |
3527 | | AARCH64_INS_LDRSB, |
3528 | | AARCH64_INS_LDRSH, |
3529 | | AARCH64_INS_LDRSW, |
3530 | | AARCH64_INS_LDSETAB, |
3531 | | AARCH64_INS_LDSETAH, |
3532 | | AARCH64_INS_LDSETALB, |
3533 | | AARCH64_INS_LDSETALH, |
3534 | | AARCH64_INS_LDSETAL, |
3535 | | AARCH64_INS_LDSETA, |
3536 | | AARCH64_INS_LDSETB, |
3537 | | AARCH64_INS_LDSETH, |
3538 | | AARCH64_INS_LDSETLB, |
3539 | | AARCH64_INS_LDSETLH, |
3540 | | AARCH64_INS_LDSETL, |
3541 | | AARCH64_INS_LDSETP, |
3542 | | AARCH64_INS_LDSETPA, |
3543 | | AARCH64_INS_LDSETPAL, |
3544 | | AARCH64_INS_LDSETPL, |
3545 | | AARCH64_INS_LDSET, |
3546 | | AARCH64_INS_LDSMAXAB, |
3547 | | AARCH64_INS_LDSMAXAH, |
3548 | | AARCH64_INS_LDSMAXALB, |
3549 | | AARCH64_INS_LDSMAXALH, |
3550 | | AARCH64_INS_LDSMAXAL, |
3551 | | AARCH64_INS_LDSMAXA, |
3552 | | AARCH64_INS_LDSMAXB, |
3553 | | AARCH64_INS_LDSMAXH, |
3554 | | AARCH64_INS_LDSMAXLB, |
3555 | | AARCH64_INS_LDSMAXLH, |
3556 | | AARCH64_INS_LDSMAXL, |
3557 | | AARCH64_INS_LDSMAX, |
3558 | | AARCH64_INS_LDSMINAB, |
3559 | | AARCH64_INS_LDSMINAH, |
3560 | | AARCH64_INS_LDSMINALB, |
3561 | | AARCH64_INS_LDSMINALH, |
3562 | | AARCH64_INS_LDSMINAL, |
3563 | | AARCH64_INS_LDSMINA, |
3564 | | AARCH64_INS_LDSMINB, |
3565 | | AARCH64_INS_LDSMINH, |
3566 | | AARCH64_INS_LDSMINLB, |
3567 | | AARCH64_INS_LDSMINLH, |
3568 | | AARCH64_INS_LDSMINL, |
3569 | | AARCH64_INS_LDSMIN, |
3570 | | AARCH64_INS_LDTRB, |
3571 | | AARCH64_INS_LDTRH, |
3572 | | AARCH64_INS_LDTRSB, |
3573 | | AARCH64_INS_LDTRSH, |
3574 | | AARCH64_INS_LDTRSW, |
3575 | | AARCH64_INS_LDTR, |
3576 | | AARCH64_INS_LDUMAXAB, |
3577 | | AARCH64_INS_LDUMAXAH, |
3578 | | AARCH64_INS_LDUMAXALB, |
3579 | | AARCH64_INS_LDUMAXALH, |
3580 | | AARCH64_INS_LDUMAXAL, |
3581 | | AARCH64_INS_LDUMAXA, |
3582 | | AARCH64_INS_LDUMAXB, |
3583 | | AARCH64_INS_LDUMAXH, |
3584 | | AARCH64_INS_LDUMAXLB, |
3585 | | AARCH64_INS_LDUMAXLH, |
3586 | | AARCH64_INS_LDUMAXL, |
3587 | | AARCH64_INS_LDUMAX, |
3588 | | AARCH64_INS_LDUMINAB, |
3589 | | AARCH64_INS_LDUMINAH, |
3590 | | AARCH64_INS_LDUMINALB, |
3591 | | AARCH64_INS_LDUMINALH, |
3592 | | AARCH64_INS_LDUMINAL, |
3593 | | AARCH64_INS_LDUMINA, |
3594 | | AARCH64_INS_LDUMINB, |
3595 | | AARCH64_INS_LDUMINH, |
3596 | | AARCH64_INS_LDUMINLB, |
3597 | | AARCH64_INS_LDUMINLH, |
3598 | | AARCH64_INS_LDUMINL, |
3599 | | AARCH64_INS_LDUMIN, |
3600 | | AARCH64_INS_LDURB, |
3601 | | AARCH64_INS_LDUR, |
3602 | | AARCH64_INS_LDURH, |
3603 | | AARCH64_INS_LDURSB, |
3604 | | AARCH64_INS_LDURSH, |
3605 | | AARCH64_INS_LDURSW, |
3606 | | AARCH64_INS_LDX, |
3607 | | AARCH64_INS_LDXP, |
3608 | | AARCH64_INS_LDXRB, |
3609 | | AARCH64_INS_LDXRH, |
3610 | | AARCH64_INS_LDXR, |
3611 | | AARCH64_INS_LDY, |
3612 | | AARCH64_INS_LDZ, |
3613 | | AARCH64_INS_LDZI, |
3614 | | AARCH64_INS_LSLR, |
3615 | | AARCH64_INS_LSL, |
3616 | | AARCH64_INS_LSRR, |
3617 | | AARCH64_INS_LSR, |
3618 | | AARCH64_INS_LUTI2, |
3619 | | AARCH64_INS_LUTI4, |
3620 | | AARCH64_INS_MAC16, |
3621 | | AARCH64_INS_MADDPT, |
3622 | | AARCH64_INS_MADD, |
3623 | | AARCH64_INS_MADPT, |
3624 | | AARCH64_INS_MAD, |
3625 | | AARCH64_INS_MATCH, |
3626 | | AARCH64_INS_MATFP, |
3627 | | AARCH64_INS_MATINT, |
3628 | | AARCH64_INS_MLAPT, |
3629 | | AARCH64_INS_MLA, |
3630 | | AARCH64_INS_MLS, |
3631 | | AARCH64_INS_SETGE, |
3632 | | AARCH64_INS_SETGEN, |
3633 | | AARCH64_INS_SETGET, |
3634 | | AARCH64_INS_SETGETN, |
3635 | | AARCH64_INS_MOVAZ, |
3636 | | AARCH64_INS_MOVI, |
3637 | | AARCH64_INS_MOVK, |
3638 | | AARCH64_INS_MOVN, |
3639 | | AARCH64_INS_MOVPRFX, |
3640 | | AARCH64_INS_MOVT, |
3641 | | AARCH64_INS_MOVZ, |
3642 | | AARCH64_INS_MRRS, |
3643 | | AARCH64_INS_MRS, |
3644 | | AARCH64_INS_MSB, |
3645 | | AARCH64_INS_MSR, |
3646 | | AARCH64_INS_MSRR, |
3647 | | AARCH64_INS_MSUBPT, |
3648 | | AARCH64_INS_MSUB, |
3649 | | AARCH64_INS_MUL53HI, |
3650 | | AARCH64_INS_MUL53LO, |
3651 | | AARCH64_INS_MUL, |
3652 | | AARCH64_INS_MVNI, |
3653 | | AARCH64_INS_NANDS, |
3654 | | AARCH64_INS_NAND, |
3655 | | AARCH64_INS_NBSL, |
3656 | | AARCH64_INS_NEG, |
3657 | | AARCH64_INS_NMATCH, |
3658 | | AARCH64_INS_NORS, |
3659 | | AARCH64_INS_NOR, |
3660 | | AARCH64_INS_NOT, |
3661 | | AARCH64_INS_ORNS, |
3662 | | AARCH64_INS_ORN, |
3663 | | AARCH64_INS_ORQV, |
3664 | | AARCH64_INS_ORRS, |
3665 | | AARCH64_INS_ORR, |
3666 | | AARCH64_INS_ORV, |
3667 | | AARCH64_INS_PACDA, |
3668 | | AARCH64_INS_PACDB, |
3669 | | AARCH64_INS_PACDZA, |
3670 | | AARCH64_INS_PACDZB, |
3671 | | AARCH64_INS_PACGA, |
3672 | | AARCH64_INS_PACIA, |
3673 | | AARCH64_INS_PACIA171615, |
3674 | | AARCH64_INS_PACIASPPC, |
3675 | | AARCH64_INS_PACIB, |
3676 | | AARCH64_INS_PACIB171615, |
3677 | | AARCH64_INS_PACIBSPPC, |
3678 | | AARCH64_INS_PACIZA, |
3679 | | AARCH64_INS_PACIZB, |
3680 | | AARCH64_INS_PACNBIASPPC, |
3681 | | AARCH64_INS_PACNBIBSPPC, |
3682 | | AARCH64_INS_PEXT, |
3683 | | AARCH64_INS_PFALSE, |
3684 | | AARCH64_INS_PFIRST, |
3685 | | AARCH64_INS_PMOV, |
3686 | | AARCH64_INS_PMULLB, |
3687 | | AARCH64_INS_PMULLT, |
3688 | | AARCH64_INS_PMULL2, |
3689 | | AARCH64_INS_PMULL, |
3690 | | AARCH64_INS_PMUL, |
3691 | | AARCH64_INS_PNEXT, |
3692 | | AARCH64_INS_PRFB, |
3693 | | AARCH64_INS_PRFD, |
3694 | | AARCH64_INS_PRFH, |
3695 | | AARCH64_INS_PRFM, |
3696 | | AARCH64_INS_PRFUM, |
3697 | | AARCH64_INS_PRFW, |
3698 | | AARCH64_INS_PSEL, |
3699 | | AARCH64_INS_PTEST, |
3700 | | AARCH64_INS_PTRUES, |
3701 | | AARCH64_INS_PTRUE, |
3702 | | AARCH64_INS_PUNPKHI, |
3703 | | AARCH64_INS_PUNPKLO, |
3704 | | AARCH64_INS_RADDHNB, |
3705 | | AARCH64_INS_RADDHNT, |
3706 | | AARCH64_INS_RADDHN, |
3707 | | AARCH64_INS_RADDHN2, |
3708 | | AARCH64_INS_RAX1, |
3709 | | AARCH64_INS_RBIT, |
3710 | | AARCH64_INS_RCWCAS, |
3711 | | AARCH64_INS_RCWCASA, |
3712 | | AARCH64_INS_RCWCASAL, |
3713 | | AARCH64_INS_RCWCASL, |
3714 | | AARCH64_INS_RCWCASP, |
3715 | | AARCH64_INS_RCWCASPA, |
3716 | | AARCH64_INS_RCWCASPAL, |
3717 | | AARCH64_INS_RCWCASPL, |
3718 | | AARCH64_INS_RCWCLR, |
3719 | | AARCH64_INS_RCWCLRA, |
3720 | | AARCH64_INS_RCWCLRAL, |
3721 | | AARCH64_INS_RCWCLRL, |
3722 | | AARCH64_INS_RCWCLRP, |
3723 | | AARCH64_INS_RCWCLRPA, |
3724 | | AARCH64_INS_RCWCLRPAL, |
3725 | | AARCH64_INS_RCWCLRPL, |
3726 | | AARCH64_INS_RCWSCLR, |
3727 | | AARCH64_INS_RCWSCLRA, |
3728 | | AARCH64_INS_RCWSCLRAL, |
3729 | | AARCH64_INS_RCWSCLRL, |
3730 | | AARCH64_INS_RCWSCLRP, |
3731 | | AARCH64_INS_RCWSCLRPA, |
3732 | | AARCH64_INS_RCWSCLRPAL, |
3733 | | AARCH64_INS_RCWSCLRPL, |
3734 | | AARCH64_INS_RCWSCAS, |
3735 | | AARCH64_INS_RCWSCASA, |
3736 | | AARCH64_INS_RCWSCASAL, |
3737 | | AARCH64_INS_RCWSCASL, |
3738 | | AARCH64_INS_RCWSCASP, |
3739 | | AARCH64_INS_RCWSCASPA, |
3740 | | AARCH64_INS_RCWSCASPAL, |
3741 | | AARCH64_INS_RCWSCASPL, |
3742 | | AARCH64_INS_RCWSET, |
3743 | | AARCH64_INS_RCWSETA, |
3744 | | AARCH64_INS_RCWSETAL, |
3745 | | AARCH64_INS_RCWSETL, |
3746 | | AARCH64_INS_RCWSETP, |
3747 | | AARCH64_INS_RCWSETPA, |
3748 | | AARCH64_INS_RCWSETPAL, |
3749 | | AARCH64_INS_RCWSETPL, |
3750 | | AARCH64_INS_RCWSSET, |
3751 | | AARCH64_INS_RCWSSETA, |
3752 | | AARCH64_INS_RCWSSETAL, |
3753 | | AARCH64_INS_RCWSSETL, |
3754 | | AARCH64_INS_RCWSSETP, |
3755 | | AARCH64_INS_RCWSSETPA, |
3756 | | AARCH64_INS_RCWSSETPAL, |
3757 | | AARCH64_INS_RCWSSETPL, |
3758 | | AARCH64_INS_RCWSWP, |
3759 | | AARCH64_INS_RCWSWPA, |
3760 | | AARCH64_INS_RCWSWPAL, |
3761 | | AARCH64_INS_RCWSWPL, |
3762 | | AARCH64_INS_RCWSWPP, |
3763 | | AARCH64_INS_RCWSWPPA, |
3764 | | AARCH64_INS_RCWSWPPAL, |
3765 | | AARCH64_INS_RCWSWPPL, |
3766 | | AARCH64_INS_RCWSSWP, |
3767 | | AARCH64_INS_RCWSSWPA, |
3768 | | AARCH64_INS_RCWSSWPAL, |
3769 | | AARCH64_INS_RCWSSWPL, |
3770 | | AARCH64_INS_RCWSSWPP, |
3771 | | AARCH64_INS_RCWSSWPPA, |
3772 | | AARCH64_INS_RCWSSWPPAL, |
3773 | | AARCH64_INS_RCWSSWPPL, |
3774 | | AARCH64_INS_RDFFRS, |
3775 | | AARCH64_INS_RDFFR, |
3776 | | AARCH64_INS_RDSVL, |
3777 | | AARCH64_INS_RDVL, |
3778 | | AARCH64_INS_RET, |
3779 | | AARCH64_INS_RETAA, |
3780 | | AARCH64_INS_RETAASPPC, |
3781 | | AARCH64_INS_RETAB, |
3782 | | AARCH64_INS_RETABSPPC, |
3783 | | AARCH64_INS_REV16, |
3784 | | AARCH64_INS_REV32, |
3785 | | AARCH64_INS_REV64, |
3786 | | AARCH64_INS_REVB, |
3787 | | AARCH64_INS_REVD, |
3788 | | AARCH64_INS_REVH, |
3789 | | AARCH64_INS_REVW, |
3790 | | AARCH64_INS_REV, |
3791 | | AARCH64_INS_RMIF, |
3792 | | AARCH64_INS_ROR, |
3793 | | AARCH64_INS_RPRFM, |
3794 | | AARCH64_INS_RSHRNB, |
3795 | | AARCH64_INS_RSHRNT, |
3796 | | AARCH64_INS_RSHRN2, |
3797 | | AARCH64_INS_RSHRN, |
3798 | | AARCH64_INS_RSUBHNB, |
3799 | | AARCH64_INS_RSUBHNT, |
3800 | | AARCH64_INS_RSUBHN, |
3801 | | AARCH64_INS_RSUBHN2, |
3802 | | AARCH64_INS_SABALB, |
3803 | | AARCH64_INS_SABALT, |
3804 | | AARCH64_INS_SABAL2, |
3805 | | AARCH64_INS_SABAL, |
3806 | | AARCH64_INS_SABA, |
3807 | | AARCH64_INS_SABDLB, |
3808 | | AARCH64_INS_SABDLT, |
3809 | | AARCH64_INS_SABDL2, |
3810 | | AARCH64_INS_SABDL, |
3811 | | AARCH64_INS_SABD, |
3812 | | AARCH64_INS_SADALP, |
3813 | | AARCH64_INS_SADDLBT, |
3814 | | AARCH64_INS_SADDLB, |
3815 | | AARCH64_INS_SADDLP, |
3816 | | AARCH64_INS_SADDLT, |
3817 | | AARCH64_INS_SADDLV, |
3818 | | AARCH64_INS_SADDL2, |
3819 | | AARCH64_INS_SADDL, |
3820 | | AARCH64_INS_SADDV, |
3821 | | AARCH64_INS_SADDWB, |
3822 | | AARCH64_INS_SADDWT, |
3823 | | AARCH64_INS_SADDW2, |
3824 | | AARCH64_INS_SADDW, |
3825 | | AARCH64_INS_SB, |
3826 | | AARCH64_INS_SBCLB, |
3827 | | AARCH64_INS_SBCLT, |
3828 | | AARCH64_INS_SBCS, |
3829 | | AARCH64_INS_SBC, |
3830 | | AARCH64_INS_SBFM, |
3831 | | AARCH64_INS_SCLAMP, |
3832 | | AARCH64_INS_SCVTF, |
3833 | | AARCH64_INS_SDIVR, |
3834 | | AARCH64_INS_SDIV, |
3835 | | AARCH64_INS_SDOT, |
3836 | | AARCH64_INS_SDSB, |
3837 | | AARCH64_INS_SEL, |
3838 | | AARCH64_INS_SET, |
3839 | | AARCH64_INS_SETE, |
3840 | | AARCH64_INS_SETEN, |
3841 | | AARCH64_INS_SETET, |
3842 | | AARCH64_INS_SETETN, |
3843 | | AARCH64_INS_SETF16, |
3844 | | AARCH64_INS_SETF8, |
3845 | | AARCH64_INS_SETFFR, |
3846 | | AARCH64_INS_SETGM, |
3847 | | AARCH64_INS_SETGMN, |
3848 | | AARCH64_INS_SETGMT, |
3849 | | AARCH64_INS_SETGMTN, |
3850 | | AARCH64_INS_SETGP, |
3851 | | AARCH64_INS_SETGPN, |
3852 | | AARCH64_INS_SETGPT, |
3853 | | AARCH64_INS_SETGPTN, |
3854 | | AARCH64_INS_SETM, |
3855 | | AARCH64_INS_SETMN, |
3856 | | AARCH64_INS_SETMT, |
3857 | | AARCH64_INS_SETMTN, |
3858 | | AARCH64_INS_SETP, |
3859 | | AARCH64_INS_SETPN, |
3860 | | AARCH64_INS_SETPT, |
3861 | | AARCH64_INS_SETPTN, |
3862 | | AARCH64_INS_SHA1C, |
3863 | | AARCH64_INS_SHA1H, |
3864 | | AARCH64_INS_SHA1M, |
3865 | | AARCH64_INS_SHA1P, |
3866 | | AARCH64_INS_SHA1SU0, |
3867 | | AARCH64_INS_SHA1SU1, |
3868 | | AARCH64_INS_SHA256H2, |
3869 | | AARCH64_INS_SHA256H, |
3870 | | AARCH64_INS_SHA256SU0, |
3871 | | AARCH64_INS_SHA256SU1, |
3872 | | AARCH64_INS_SHA512H, |
3873 | | AARCH64_INS_SHA512H2, |
3874 | | AARCH64_INS_SHA512SU0, |
3875 | | AARCH64_INS_SHA512SU1, |
3876 | | AARCH64_INS_SHADD, |
3877 | | AARCH64_INS_SHLL2, |
3878 | | AARCH64_INS_SHLL, |
3879 | | AARCH64_INS_SHL, |
3880 | | AARCH64_INS_SHRNB, |
3881 | | AARCH64_INS_SHRNT, |
3882 | | AARCH64_INS_SHRN2, |
3883 | | AARCH64_INS_SHRN, |
3884 | | AARCH64_INS_SHSUBR, |
3885 | | AARCH64_INS_SHSUB, |
3886 | | AARCH64_INS_SLI, |
3887 | | AARCH64_INS_SM3PARTW1, |
3888 | | AARCH64_INS_SM3PARTW2, |
3889 | | AARCH64_INS_SM3SS1, |
3890 | | AARCH64_INS_SM3TT1A, |
3891 | | AARCH64_INS_SM3TT1B, |
3892 | | AARCH64_INS_SM3TT2A, |
3893 | | AARCH64_INS_SM3TT2B, |
3894 | | AARCH64_INS_SM4E, |
3895 | | AARCH64_INS_SM4EKEY, |
3896 | | AARCH64_INS_SMADDL, |
3897 | | AARCH64_INS_SMAXP, |
3898 | | AARCH64_INS_SMAXQV, |
3899 | | AARCH64_INS_SMAXV, |
3900 | | AARCH64_INS_SMAX, |
3901 | | AARCH64_INS_SMC, |
3902 | | AARCH64_INS_SMINP, |
3903 | | AARCH64_INS_SMINQV, |
3904 | | AARCH64_INS_SMINV, |
3905 | | AARCH64_INS_SMIN, |
3906 | | AARCH64_INS_SMLALB, |
3907 | | AARCH64_INS_SMLALL, |
3908 | | AARCH64_INS_SMLALT, |
3909 | | AARCH64_INS_SMLAL, |
3910 | | AARCH64_INS_SMLAL2, |
3911 | | AARCH64_INS_SMLSLB, |
3912 | | AARCH64_INS_SMLSLL, |
3913 | | AARCH64_INS_SMLSLT, |
3914 | | AARCH64_INS_SMLSL, |
3915 | | AARCH64_INS_SMLSL2, |
3916 | | AARCH64_INS_SMMLA, |
3917 | | AARCH64_INS_SMOPA, |
3918 | | AARCH64_INS_SMOPS, |
3919 | | AARCH64_INS_SMOV, |
3920 | | AARCH64_INS_SMSUBL, |
3921 | | AARCH64_INS_SMULH, |
3922 | | AARCH64_INS_SMULLB, |
3923 | | AARCH64_INS_SMULLT, |
3924 | | AARCH64_INS_SMULL2, |
3925 | | AARCH64_INS_SMULL, |
3926 | | AARCH64_INS_SPLICE, |
3927 | | AARCH64_INS_SQABS, |
3928 | | AARCH64_INS_SQADD, |
3929 | | AARCH64_INS_SQCADD, |
3930 | | AARCH64_INS_SQCVTN, |
3931 | | AARCH64_INS_SQCVTUN, |
3932 | | AARCH64_INS_SQCVTU, |
3933 | | AARCH64_INS_SQCVT, |
3934 | | AARCH64_INS_SQDECB, |
3935 | | AARCH64_INS_SQDECD, |
3936 | | AARCH64_INS_SQDECH, |
3937 | | AARCH64_INS_SQDECP, |
3938 | | AARCH64_INS_SQDECW, |
3939 | | AARCH64_INS_SQDMLALBT, |
3940 | | AARCH64_INS_SQDMLALB, |
3941 | | AARCH64_INS_SQDMLALT, |
3942 | | AARCH64_INS_SQDMLAL, |
3943 | | AARCH64_INS_SQDMLAL2, |
3944 | | AARCH64_INS_SQDMLSLBT, |
3945 | | AARCH64_INS_SQDMLSLB, |
3946 | | AARCH64_INS_SQDMLSLT, |
3947 | | AARCH64_INS_SQDMLSL, |
3948 | | AARCH64_INS_SQDMLSL2, |
3949 | | AARCH64_INS_SQDMULH, |
3950 | | AARCH64_INS_SQDMULLB, |
3951 | | AARCH64_INS_SQDMULLT, |
3952 | | AARCH64_INS_SQDMULL, |
3953 | | AARCH64_INS_SQDMULL2, |
3954 | | AARCH64_INS_SQINCB, |
3955 | | AARCH64_INS_SQINCD, |
3956 | | AARCH64_INS_SQINCH, |
3957 | | AARCH64_INS_SQINCP, |
3958 | | AARCH64_INS_SQINCW, |
3959 | | AARCH64_INS_SQNEG, |
3960 | | AARCH64_INS_SQRDCMLAH, |
3961 | | AARCH64_INS_SQRDMLAH, |
3962 | | AARCH64_INS_SQRDMLSH, |
3963 | | AARCH64_INS_SQRDMULH, |
3964 | | AARCH64_INS_SQRSHLR, |
3965 | | AARCH64_INS_SQRSHL, |
3966 | | AARCH64_INS_SQRSHRNB, |
3967 | | AARCH64_INS_SQRSHRNT, |
3968 | | AARCH64_INS_SQRSHRN, |
3969 | | AARCH64_INS_SQRSHRN2, |
3970 | | AARCH64_INS_SQRSHRUNB, |
3971 | | AARCH64_INS_SQRSHRUNT, |
3972 | | AARCH64_INS_SQRSHRUN, |
3973 | | AARCH64_INS_SQRSHRUN2, |
3974 | | AARCH64_INS_SQRSHRU, |
3975 | | AARCH64_INS_SQRSHR, |
3976 | | AARCH64_INS_SQSHLR, |
3977 | | AARCH64_INS_SQSHLU, |
3978 | | AARCH64_INS_SQSHL, |
3979 | | AARCH64_INS_SQSHRNB, |
3980 | | AARCH64_INS_SQSHRNT, |
3981 | | AARCH64_INS_SQSHRN, |
3982 | | AARCH64_INS_SQSHRN2, |
3983 | | AARCH64_INS_SQSHRUNB, |
3984 | | AARCH64_INS_SQSHRUNT, |
3985 | | AARCH64_INS_SQSHRUN, |
3986 | | AARCH64_INS_SQSHRUN2, |
3987 | | AARCH64_INS_SQSUBR, |
3988 | | AARCH64_INS_SQSUB, |
3989 | | AARCH64_INS_SQXTNB, |
3990 | | AARCH64_INS_SQXTNT, |
3991 | | AARCH64_INS_SQXTN2, |
3992 | | AARCH64_INS_SQXTN, |
3993 | | AARCH64_INS_SQXTUNB, |
3994 | | AARCH64_INS_SQXTUNT, |
3995 | | AARCH64_INS_SQXTUN2, |
3996 | | AARCH64_INS_SQXTUN, |
3997 | | AARCH64_INS_SRHADD, |
3998 | | AARCH64_INS_SRI, |
3999 | | AARCH64_INS_SRSHLR, |
4000 | | AARCH64_INS_SRSHL, |
4001 | | AARCH64_INS_SRSHR, |
4002 | | AARCH64_INS_SRSRA, |
4003 | | AARCH64_INS_SSHLLB, |
4004 | | AARCH64_INS_SSHLLT, |
4005 | | AARCH64_INS_SSHLL2, |
4006 | | AARCH64_INS_SSHLL, |
4007 | | AARCH64_INS_SSHL, |
4008 | | AARCH64_INS_SSHR, |
4009 | | AARCH64_INS_SSRA, |
4010 | | AARCH64_INS_ST1B, |
4011 | | AARCH64_INS_ST1D, |
4012 | | AARCH64_INS_ST1H, |
4013 | | AARCH64_INS_ST1Q, |
4014 | | AARCH64_INS_ST1W, |
4015 | | AARCH64_INS_SSUBLBT, |
4016 | | AARCH64_INS_SSUBLB, |
4017 | | AARCH64_INS_SSUBLTB, |
4018 | | AARCH64_INS_SSUBLT, |
4019 | | AARCH64_INS_SSUBL2, |
4020 | | AARCH64_INS_SSUBL, |
4021 | | AARCH64_INS_SSUBWB, |
4022 | | AARCH64_INS_SSUBWT, |
4023 | | AARCH64_INS_SSUBW2, |
4024 | | AARCH64_INS_SSUBW, |
4025 | | AARCH64_INS_ST1, |
4026 | | AARCH64_INS_ST2B, |
4027 | | AARCH64_INS_ST2D, |
4028 | | AARCH64_INS_ST2G, |
4029 | | AARCH64_INS_ST2H, |
4030 | | AARCH64_INS_ST2Q, |
4031 | | AARCH64_INS_ST2, |
4032 | | AARCH64_INS_ST2W, |
4033 | | AARCH64_INS_ST3B, |
4034 | | AARCH64_INS_ST3D, |
4035 | | AARCH64_INS_ST3H, |
4036 | | AARCH64_INS_ST3Q, |
4037 | | AARCH64_INS_ST3, |
4038 | | AARCH64_INS_ST3W, |
4039 | | AARCH64_INS_ST4B, |
4040 | | AARCH64_INS_ST4D, |
4041 | | AARCH64_INS_ST4, |
4042 | | AARCH64_INS_ST4H, |
4043 | | AARCH64_INS_ST4Q, |
4044 | | AARCH64_INS_ST4W, |
4045 | | AARCH64_INS_ST64B, |
4046 | | AARCH64_INS_ST64BV, |
4047 | | AARCH64_INS_ST64BV0, |
4048 | | AARCH64_INS_STGM, |
4049 | | AARCH64_INS_STGP, |
4050 | | AARCH64_INS_STG, |
4051 | | AARCH64_INS_STILP, |
4052 | | AARCH64_INS_STL1, |
4053 | | AARCH64_INS_STLLRB, |
4054 | | AARCH64_INS_STLLRH, |
4055 | | AARCH64_INS_STLLR, |
4056 | | AARCH64_INS_STLRB, |
4057 | | AARCH64_INS_STLRH, |
4058 | | AARCH64_INS_STLR, |
4059 | | AARCH64_INS_STLURB, |
4060 | | AARCH64_INS_STLURH, |
4061 | | AARCH64_INS_STLUR, |
4062 | | AARCH64_INS_STLXP, |
4063 | | AARCH64_INS_STLXRB, |
4064 | | AARCH64_INS_STLXRH, |
4065 | | AARCH64_INS_STLXR, |
4066 | | AARCH64_INS_STNP, |
4067 | | AARCH64_INS_STNT1B, |
4068 | | AARCH64_INS_STNT1D, |
4069 | | AARCH64_INS_STNT1H, |
4070 | | AARCH64_INS_STNT1W, |
4071 | | AARCH64_INS_STP, |
4072 | | AARCH64_INS_STRB, |
4073 | | AARCH64_INS_STR, |
4074 | | AARCH64_INS_STRH, |
4075 | | AARCH64_INS_STTRB, |
4076 | | AARCH64_INS_STTRH, |
4077 | | AARCH64_INS_STTR, |
4078 | | AARCH64_INS_STURB, |
4079 | | AARCH64_INS_STUR, |
4080 | | AARCH64_INS_STURH, |
4081 | | AARCH64_INS_STX, |
4082 | | AARCH64_INS_STXP, |
4083 | | AARCH64_INS_STXRB, |
4084 | | AARCH64_INS_STXRH, |
4085 | | AARCH64_INS_STXR, |
4086 | | AARCH64_INS_STY, |
4087 | | AARCH64_INS_STZ, |
4088 | | AARCH64_INS_STZ2G, |
4089 | | AARCH64_INS_STZGM, |
4090 | | AARCH64_INS_STZG, |
4091 | | AARCH64_INS_STZI, |
4092 | | AARCH64_INS_SUBG, |
4093 | | AARCH64_INS_SUBHNB, |
4094 | | AARCH64_INS_SUBHNT, |
4095 | | AARCH64_INS_SUBHN, |
4096 | | AARCH64_INS_SUBHN2, |
4097 | | AARCH64_INS_SUBP, |
4098 | | AARCH64_INS_SUBPS, |
4099 | | AARCH64_INS_SUBPT, |
4100 | | AARCH64_INS_SUBR, |
4101 | | AARCH64_INS_SUBS, |
4102 | | AARCH64_INS_SUB, |
4103 | | AARCH64_INS_SUDOT, |
4104 | | AARCH64_INS_SUMLALL, |
4105 | | AARCH64_INS_SUMOPA, |
4106 | | AARCH64_INS_SUMOPS, |
4107 | | AARCH64_INS_SUNPKHI, |
4108 | | AARCH64_INS_SUNPKLO, |
4109 | | AARCH64_INS_SUNPK, |
4110 | | AARCH64_INS_SUQADD, |
4111 | | AARCH64_INS_SUVDOT, |
4112 | | AARCH64_INS_SVC, |
4113 | | AARCH64_INS_SVDOT, |
4114 | | AARCH64_INS_SWPAB, |
4115 | | AARCH64_INS_SWPAH, |
4116 | | AARCH64_INS_SWPALB, |
4117 | | AARCH64_INS_SWPALH, |
4118 | | AARCH64_INS_SWPAL, |
4119 | | AARCH64_INS_SWPA, |
4120 | | AARCH64_INS_SWPB, |
4121 | | AARCH64_INS_SWPH, |
4122 | | AARCH64_INS_SWPLB, |
4123 | | AARCH64_INS_SWPLH, |
4124 | | AARCH64_INS_SWPL, |
4125 | | AARCH64_INS_SWPP, |
4126 | | AARCH64_INS_SWPPA, |
4127 | | AARCH64_INS_SWPPAL, |
4128 | | AARCH64_INS_SWPPL, |
4129 | | AARCH64_INS_SWP, |
4130 | | AARCH64_INS_SXTB, |
4131 | | AARCH64_INS_SXTH, |
4132 | | AARCH64_INS_SXTW, |
4133 | | AARCH64_INS_SYSL, |
4134 | | AARCH64_INS_SYSP, |
4135 | | AARCH64_INS_SYS, |
4136 | | AARCH64_INS_TBLQ, |
4137 | | AARCH64_INS_TBL, |
4138 | | AARCH64_INS_TBNZ, |
4139 | | AARCH64_INS_TBXQ, |
4140 | | AARCH64_INS_TBX, |
4141 | | AARCH64_INS_TBZ, |
4142 | | AARCH64_INS_TCANCEL, |
4143 | | AARCH64_INS_TCOMMIT, |
4144 | | AARCH64_INS_TRCIT, |
4145 | | AARCH64_INS_TRN1, |
4146 | | AARCH64_INS_TRN2, |
4147 | | AARCH64_INS_TSB, |
4148 | | AARCH64_INS_TSTART, |
4149 | | AARCH64_INS_TTEST, |
4150 | | AARCH64_INS_UABALB, |
4151 | | AARCH64_INS_UABALT, |
4152 | | AARCH64_INS_UABAL2, |
4153 | | AARCH64_INS_UABAL, |
4154 | | AARCH64_INS_UABA, |
4155 | | AARCH64_INS_UABDLB, |
4156 | | AARCH64_INS_UABDLT, |
4157 | | AARCH64_INS_UABDL2, |
4158 | | AARCH64_INS_UABDL, |
4159 | | AARCH64_INS_UABD, |
4160 | | AARCH64_INS_UADALP, |
4161 | | AARCH64_INS_UADDLB, |
4162 | | AARCH64_INS_UADDLP, |
4163 | | AARCH64_INS_UADDLT, |
4164 | | AARCH64_INS_UADDLV, |
4165 | | AARCH64_INS_UADDL2, |
4166 | | AARCH64_INS_UADDL, |
4167 | | AARCH64_INS_UADDV, |
4168 | | AARCH64_INS_UADDWB, |
4169 | | AARCH64_INS_UADDWT, |
4170 | | AARCH64_INS_UADDW2, |
4171 | | AARCH64_INS_UADDW, |
4172 | | AARCH64_INS_UBFM, |
4173 | | AARCH64_INS_UCLAMP, |
4174 | | AARCH64_INS_UCVTF, |
4175 | | AARCH64_INS_UDF, |
4176 | | AARCH64_INS_UDIVR, |
4177 | | AARCH64_INS_UDIV, |
4178 | | AARCH64_INS_UDOT, |
4179 | | AARCH64_INS_UHADD, |
4180 | | AARCH64_INS_UHSUBR, |
4181 | | AARCH64_INS_UHSUB, |
4182 | | AARCH64_INS_UMADDL, |
4183 | | AARCH64_INS_UMAXP, |
4184 | | AARCH64_INS_UMAXQV, |
4185 | | AARCH64_INS_UMAXV, |
4186 | | AARCH64_INS_UMAX, |
4187 | | AARCH64_INS_UMINP, |
4188 | | AARCH64_INS_UMINQV, |
4189 | | AARCH64_INS_UMINV, |
4190 | | AARCH64_INS_UMIN, |
4191 | | AARCH64_INS_UMLALB, |
4192 | | AARCH64_INS_UMLALL, |
4193 | | AARCH64_INS_UMLALT, |
4194 | | AARCH64_INS_UMLAL, |
4195 | | AARCH64_INS_UMLAL2, |
4196 | | AARCH64_INS_UMLSLB, |
4197 | | AARCH64_INS_UMLSLL, |
4198 | | AARCH64_INS_UMLSLT, |
4199 | | AARCH64_INS_UMLSL, |
4200 | | AARCH64_INS_UMLSL2, |
4201 | | AARCH64_INS_UMMLA, |
4202 | | AARCH64_INS_UMOPA, |
4203 | | AARCH64_INS_UMOPS, |
4204 | | AARCH64_INS_UMOV, |
4205 | | AARCH64_INS_UMSUBL, |
4206 | | AARCH64_INS_UMULH, |
4207 | | AARCH64_INS_UMULLB, |
4208 | | AARCH64_INS_UMULLT, |
4209 | | AARCH64_INS_UMULL2, |
4210 | | AARCH64_INS_UMULL, |
4211 | | AARCH64_INS_UQADD, |
4212 | | AARCH64_INS_UQCVTN, |
4213 | | AARCH64_INS_UQCVT, |
4214 | | AARCH64_INS_UQDECB, |
4215 | | AARCH64_INS_UQDECD, |
4216 | | AARCH64_INS_UQDECH, |
4217 | | AARCH64_INS_UQDECP, |
4218 | | AARCH64_INS_UQDECW, |
4219 | | AARCH64_INS_UQINCB, |
4220 | | AARCH64_INS_UQINCD, |
4221 | | AARCH64_INS_UQINCH, |
4222 | | AARCH64_INS_UQINCP, |
4223 | | AARCH64_INS_UQINCW, |
4224 | | AARCH64_INS_UQRSHLR, |
4225 | | AARCH64_INS_UQRSHL, |
4226 | | AARCH64_INS_UQRSHRNB, |
4227 | | AARCH64_INS_UQRSHRNT, |
4228 | | AARCH64_INS_UQRSHRN, |
4229 | | AARCH64_INS_UQRSHRN2, |
4230 | | AARCH64_INS_UQRSHR, |
4231 | | AARCH64_INS_UQSHLR, |
4232 | | AARCH64_INS_UQSHL, |
4233 | | AARCH64_INS_UQSHRNB, |
4234 | | AARCH64_INS_UQSHRNT, |
4235 | | AARCH64_INS_UQSHRN, |
4236 | | AARCH64_INS_UQSHRN2, |
4237 | | AARCH64_INS_UQSUBR, |
4238 | | AARCH64_INS_UQSUB, |
4239 | | AARCH64_INS_UQXTNB, |
4240 | | AARCH64_INS_UQXTNT, |
4241 | | AARCH64_INS_UQXTN2, |
4242 | | AARCH64_INS_UQXTN, |
4243 | | AARCH64_INS_URECPE, |
4244 | | AARCH64_INS_URHADD, |
4245 | | AARCH64_INS_URSHLR, |
4246 | | AARCH64_INS_URSHL, |
4247 | | AARCH64_INS_URSHR, |
4248 | | AARCH64_INS_URSQRTE, |
4249 | | AARCH64_INS_URSRA, |
4250 | | AARCH64_INS_USDOT, |
4251 | | AARCH64_INS_USHLLB, |
4252 | | AARCH64_INS_USHLLT, |
4253 | | AARCH64_INS_USHLL2, |
4254 | | AARCH64_INS_USHLL, |
4255 | | AARCH64_INS_USHL, |
4256 | | AARCH64_INS_USHR, |
4257 | | AARCH64_INS_USMLALL, |
4258 | | AARCH64_INS_USMMLA, |
4259 | | AARCH64_INS_USMOPA, |
4260 | | AARCH64_INS_USMOPS, |
4261 | | AARCH64_INS_USQADD, |
4262 | | AARCH64_INS_USRA, |
4263 | | AARCH64_INS_USUBLB, |
4264 | | AARCH64_INS_USUBLT, |
4265 | | AARCH64_INS_USUBL2, |
4266 | | AARCH64_INS_USUBL, |
4267 | | AARCH64_INS_USUBWB, |
4268 | | AARCH64_INS_USUBWT, |
4269 | | AARCH64_INS_USUBW2, |
4270 | | AARCH64_INS_USUBW, |
4271 | | AARCH64_INS_USVDOT, |
4272 | | AARCH64_INS_UUNPKHI, |
4273 | | AARCH64_INS_UUNPKLO, |
4274 | | AARCH64_INS_UUNPK, |
4275 | | AARCH64_INS_UVDOT, |
4276 | | AARCH64_INS_UXTB, |
4277 | | AARCH64_INS_UXTH, |
4278 | | AARCH64_INS_UXTW, |
4279 | | AARCH64_INS_UZP1, |
4280 | | AARCH64_INS_UZP2, |
4281 | | AARCH64_INS_UZPQ1, |
4282 | | AARCH64_INS_UZPQ2, |
4283 | | AARCH64_INS_UZP, |
4284 | | AARCH64_INS_VECFP, |
4285 | | AARCH64_INS_VECINT, |
4286 | | AARCH64_INS_WFET, |
4287 | | AARCH64_INS_WFIT, |
4288 | | AARCH64_INS_WHILEGE, |
4289 | | AARCH64_INS_WHILEGT, |
4290 | | AARCH64_INS_WHILEHI, |
4291 | | AARCH64_INS_WHILEHS, |
4292 | | AARCH64_INS_WHILELE, |
4293 | | AARCH64_INS_WHILELO, |
4294 | | AARCH64_INS_WHILELS, |
4295 | | AARCH64_INS_WHILELT, |
4296 | | AARCH64_INS_WHILERW, |
4297 | | AARCH64_INS_WHILEWR, |
4298 | | AARCH64_INS_WKDMC, |
4299 | | AARCH64_INS_WKDMD, |
4300 | | AARCH64_INS_WRFFR, |
4301 | | AARCH64_INS_XAFLAG, |
4302 | | AARCH64_INS_XAR, |
4303 | | AARCH64_INS_XPACD, |
4304 | | AARCH64_INS_XPACI, |
4305 | | AARCH64_INS_XTN2, |
4306 | | AARCH64_INS_XTN, |
4307 | | AARCH64_INS_ZERO, |
4308 | | AARCH64_INS_ZIP1, |
4309 | | AARCH64_INS_ZIP2, |
4310 | | AARCH64_INS_ZIPQ1, |
4311 | | AARCH64_INS_ZIPQ2, |
4312 | | AARCH64_INS_ZIP, |
4313 | | |
4314 | | // clang-format on |
4315 | | // generated content <AArch64GenCSInsnEnum.inc> end |
4316 | | |
4317 | | AARCH64_INS_ENDING, // <-- mark the end of the list of insn |
4318 | | |
4319 | | AARCH64_INS_ALIAS_BEGIN, |
4320 | | // generated content <AArch64GenCSAliasEnum.inc> begin |
4321 | | // clang-format off |
4322 | | |
4323 | | AARCH64_INS_ALIAS_ADDPT, // Real instr.: AARCH64_ADDPT_shift |
4324 | | AARCH64_INS_ALIAS_GCSB, // Real instr.: AARCH64_HINT |
4325 | | AARCH64_INS_ALIAS_GCSPOPM, // Real instr.: AARCH64_GCSPOPM |
4326 | | AARCH64_INS_ALIAS_LDAPUR, // Real instr.: AARCH64_LDAPURbi |
4327 | | AARCH64_INS_ALIAS_STLLRB, // Real instr.: AARCH64_STLLRB |
4328 | | AARCH64_INS_ALIAS_STLLRH, // Real instr.: AARCH64_STLLRH |
4329 | | AARCH64_INS_ALIAS_STLLR, // Real instr.: AARCH64_STLLRW |
4330 | | AARCH64_INS_ALIAS_STLRB, // Real instr.: AARCH64_STLRB |
4331 | | AARCH64_INS_ALIAS_STLRH, // Real instr.: AARCH64_STLRH |
4332 | | AARCH64_INS_ALIAS_STLR, // Real instr.: AARCH64_STLRW |
4333 | | AARCH64_INS_ALIAS_STLUR, // Real instr.: AARCH64_STLURbi |
4334 | | AARCH64_INS_ALIAS_SUBPT, // Real instr.: AARCH64_SUBPT_shift |
4335 | | AARCH64_INS_ALIAS_LDRAA, // Real instr.: AARCH64_LDRAAindexed |
4336 | | AARCH64_INS_ALIAS_ADD, // Real instr.: AARCH64_ADDWrs |
4337 | | AARCH64_INS_ALIAS_CMN, // Real instr.: AARCH64_ADDSWri |
4338 | | AARCH64_INS_ALIAS_ADDS, // Real instr.: AARCH64_ADDSWrs |
4339 | | AARCH64_INS_ALIAS_AND, // Real instr.: AARCH64_ANDWrs |
4340 | | AARCH64_INS_ALIAS_ANDS, // Real instr.: AARCH64_ANDSWrs |
4341 | | AARCH64_INS_ALIAS_LDR, // Real instr.: AARCH64_LDRXui |
4342 | | AARCH64_INS_ALIAS_STR, // Real instr.: AARCH64_STRBui |
4343 | | AARCH64_INS_ALIAS_LDRB, // Real instr.: AARCH64_LDRBBroX |
4344 | | AARCH64_INS_ALIAS_STRB, // Real instr.: AARCH64_STRBBroX |
4345 | | AARCH64_INS_ALIAS_LDRH, // Real instr.: AARCH64_LDRHHroX |
4346 | | AARCH64_INS_ALIAS_STRH, // Real instr.: AARCH64_STRHHroX |
4347 | | AARCH64_INS_ALIAS_PRFM, // Real instr.: AARCH64_PRFMroX |
4348 | | AARCH64_INS_ALIAS_LDAPURB, // Real instr.: AARCH64_LDAPURBi |
4349 | | AARCH64_INS_ALIAS_STLURB, // Real instr.: AARCH64_STLURBi |
4350 | | AARCH64_INS_ALIAS_LDUR, // Real instr.: AARCH64_LDURXi |
4351 | | AARCH64_INS_ALIAS_STUR, // Real instr.: AARCH64_STURXi |
4352 | | AARCH64_INS_ALIAS_PRFUM, // Real instr.: AARCH64_PRFUMi |
4353 | | AARCH64_INS_ALIAS_LDTR, // Real instr.: AARCH64_LDTRXi |
4354 | | AARCH64_INS_ALIAS_STTR, // Real instr.: AARCH64_STTRWi |
4355 | | AARCH64_INS_ALIAS_LDP, // Real instr.: AARCH64_LDPWi |
4356 | | AARCH64_INS_ALIAS_STGP, // Real instr.: AARCH64_STGPi |
4357 | | AARCH64_INS_ALIAS_LDNP, // Real instr.: AARCH64_LDNPWi |
4358 | | AARCH64_INS_ALIAS_STNP, // Real instr.: AARCH64_STNPWi |
4359 | | AARCH64_INS_ALIAS_STG, // Real instr.: AARCH64_STGi |
4360 | | AARCH64_INS_ALIAS_MOV, // Real instr.: AARCH64_UMOVvi32_idx0 |
4361 | | AARCH64_INS_ALIAS_LD1, // Real instr.: AARCH64_LD1Onev16b_POST |
4362 | | AARCH64_INS_ALIAS_LD1R, // Real instr.: AARCH64_LD1Rv8b_POST |
4363 | | AARCH64_INS_ALIAS_STADDLB, // Real instr.: AARCH64_LDADDLB |
4364 | | AARCH64_INS_ALIAS_STADDLH, // Real instr.: AARCH64_LDADDLH |
4365 | | AARCH64_INS_ALIAS_STADDL, // Real instr.: AARCH64_LDADDLW |
4366 | | AARCH64_INS_ALIAS_STADDB, // Real instr.: AARCH64_LDADDB |
4367 | | AARCH64_INS_ALIAS_STADDH, // Real instr.: AARCH64_LDADDH |
4368 | | AARCH64_INS_ALIAS_STADD, // Real instr.: AARCH64_LDADDW |
4369 | | AARCH64_INS_ALIAS_PTRUE, // Real instr.: AARCH64_PTRUE_B |
4370 | | AARCH64_INS_ALIAS_PTRUES, // Real instr.: AARCH64_PTRUES_B |
4371 | | AARCH64_INS_ALIAS_CNTB, // Real instr.: AARCH64_CNTB_XPiI |
4372 | | AARCH64_INS_ALIAS_SQINCH, // Real instr.: AARCH64_SQINCH_ZPiI |
4373 | | AARCH64_INS_ALIAS_INCB, // Real instr.: AARCH64_INCB_XPiI |
4374 | | AARCH64_INS_ALIAS_SQINCB, // Real instr.: AARCH64_SQINCB_XPiWdI |
4375 | | AARCH64_INS_ALIAS_UQINCB, // Real instr.: AARCH64_UQINCB_WPiI |
4376 | | AARCH64_INS_ALIAS_ORR, // Real instr.: AARCH64_ORR_ZI |
4377 | | AARCH64_INS_ALIAS_DUPM, // Real instr.: AARCH64_DUPM_ZI |
4378 | | AARCH64_INS_ALIAS_FMOV, // Real instr.: AARCH64_DUP_ZI_H |
4379 | | AARCH64_INS_ALIAS_EOR3, // Real instr.: AARCH64_EOR3_ZZZZ |
4380 | | AARCH64_INS_ALIAS_ST1B, // Real instr.: AARCH64_ST1B_IMM |
4381 | | AARCH64_INS_ALIAS_ST2B, // Real instr.: AARCH64_ST2B_IMM |
4382 | | AARCH64_INS_ALIAS_ST2Q, // Real instr.: AARCH64_ST2Q_IMM |
4383 | | AARCH64_INS_ALIAS_STNT1B, // Real instr.: AARCH64_STNT1B_ZRI |
4384 | | AARCH64_INS_ALIAS_LD1B, // Real instr.: AARCH64_LD1B_IMM |
4385 | | AARCH64_INS_ALIAS_LDNT1B, // Real instr.: AARCH64_LDNT1B_ZRI |
4386 | | AARCH64_INS_ALIAS_LD1RQB, // Real instr.: AARCH64_LD1RQ_B_IMM |
4387 | | AARCH64_INS_ALIAS_LD1RB, // Real instr.: AARCH64_LD1RB_IMM |
4388 | | AARCH64_INS_ALIAS_LDFF1B, // Real instr.: AARCH64_LDFF1B_REAL |
4389 | | AARCH64_INS_ALIAS_LDNF1B, // Real instr.: AARCH64_LDNF1B_IMM_REAL |
4390 | | AARCH64_INS_ALIAS_LD2B, // Real instr.: AARCH64_LD2B_IMM |
4391 | | AARCH64_INS_ALIAS_LD1SB, // Real instr.: AARCH64_GLD1SB_S_IMM_REAL |
4392 | | AARCH64_INS_ALIAS_PRFB, // Real instr.: AARCH64_PRFB_PRI |
4393 | | AARCH64_INS_ALIAS_LDNT1SB, // Real instr.: AARCH64_LDNT1SB_ZZR_S_REAL |
4394 | | AARCH64_INS_ALIAS_LD1ROB, // Real instr.: AARCH64_LD1RO_B_IMM |
4395 | | AARCH64_INS_ALIAS_LD1Q, // Real instr.: AARCH64_GLD1Q |
4396 | | AARCH64_INS_ALIAS_ST1Q, // Real instr.: AARCH64_SST1Q |
4397 | | AARCH64_INS_ALIAS_LD1W, // Real instr.: AARCH64_LD1W_Q_IMM |
4398 | | AARCH64_INS_ALIAS_PMOV, // Real instr.: AARCH64_PMOV_PZI_B |
4399 | | AARCH64_INS_ALIAS_SMSTART, // Real instr.: AARCH64_MSRpstatesvcrImm1 |
4400 | | AARCH64_INS_ALIAS_SMSTOP, // Real instr.: AARCH64_MSRpstatesvcrImm1 |
4401 | | AARCH64_INS_ALIAS_ZERO, // Real instr.: AARCH64_ZERO_M |
4402 | | AARCH64_INS_ALIAS_MOVT, // Real instr.: AARCH64_MOVT |
4403 | | AARCH64_INS_ALIAS_NOP, // Real instr.: AARCH64_HINT |
4404 | | AARCH64_INS_ALIAS_YIELD, // Real instr.: AARCH64_HINT |
4405 | | AARCH64_INS_ALIAS_WFE, // Real instr.: AARCH64_HINT |
4406 | | AARCH64_INS_ALIAS_WFI, // Real instr.: AARCH64_HINT |
4407 | | AARCH64_INS_ALIAS_SEV, // Real instr.: AARCH64_HINT |
4408 | | AARCH64_INS_ALIAS_SEVL, // Real instr.: AARCH64_HINT |
4409 | | AARCH64_INS_ALIAS_DGH, // Real instr.: AARCH64_HINT |
4410 | | AARCH64_INS_ALIAS_ESB, // Real instr.: AARCH64_HINT |
4411 | | AARCH64_INS_ALIAS_CSDB, // Real instr.: AARCH64_HINT |
4412 | | AARCH64_INS_ALIAS_BTI, // Real instr.: AARCH64_HINT |
4413 | | AARCH64_INS_ALIAS_PSB, // Real instr.: AARCH64_HINT |
4414 | | AARCH64_INS_ALIAS_CHKFEAT, // Real instr.: AARCH64_CHKFEAT |
4415 | | AARCH64_INS_ALIAS_PACIAZ, // Real instr.: AARCH64_PACIAZ |
4416 | | AARCH64_INS_ALIAS_PACIBZ, // Real instr.: AARCH64_PACIBZ |
4417 | | AARCH64_INS_ALIAS_AUTIAZ, // Real instr.: AARCH64_AUTIAZ |
4418 | | AARCH64_INS_ALIAS_AUTIBZ, // Real instr.: AARCH64_AUTIBZ |
4419 | | AARCH64_INS_ALIAS_PACIASP, // Real instr.: AARCH64_PACIASP |
4420 | | AARCH64_INS_ALIAS_PACIBSP, // Real instr.: AARCH64_PACIBSP |
4421 | | AARCH64_INS_ALIAS_AUTIASP, // Real instr.: AARCH64_AUTIASP |
4422 | | AARCH64_INS_ALIAS_AUTIBSP, // Real instr.: AARCH64_AUTIBSP |
4423 | | AARCH64_INS_ALIAS_PACIA1716, // Real instr.: AARCH64_PACIA1716 |
4424 | | AARCH64_INS_ALIAS_PACIB1716, // Real instr.: AARCH64_PACIB1716 |
4425 | | AARCH64_INS_ALIAS_AUTIA1716, // Real instr.: AARCH64_AUTIA1716 |
4426 | | AARCH64_INS_ALIAS_AUTIB1716, // Real instr.: AARCH64_AUTIB1716 |
4427 | | AARCH64_INS_ALIAS_XPACLRI, // Real instr.: AARCH64_XPACLRI |
4428 | | AARCH64_INS_ALIAS_LDRAB, // Real instr.: AARCH64_LDRABindexed |
4429 | | AARCH64_INS_ALIAS_PACM, // Real instr.: AARCH64_PACM |
4430 | | AARCH64_INS_ALIAS_CLREX, // Real instr.: AARCH64_CLREX |
4431 | | AARCH64_INS_ALIAS_ISB, // Real instr.: AARCH64_ISB |
4432 | | AARCH64_INS_ALIAS_SSBB, // Real instr.: AARCH64_DSB |
4433 | | AARCH64_INS_ALIAS_PSSBB, // Real instr.: AARCH64_DSB |
4434 | | AARCH64_INS_ALIAS_DFB, // Real instr.: AARCH64_DSB |
4435 | | AARCH64_INS_ALIAS_SYS, // Real instr.: AARCH64_SYSxt |
4436 | | AARCH64_INS_ALIAS_MOVN, // Real instr.: AARCH64_MOVNWi |
4437 | | AARCH64_INS_ALIAS_MOVZ, // Real instr.: AARCH64_MOVZWi |
4438 | | AARCH64_INS_ALIAS_NGC, // Real instr.: AARCH64_SBCWr |
4439 | | AARCH64_INS_ALIAS_NGCS, // Real instr.: AARCH64_SBCSWr |
4440 | | AARCH64_INS_ALIAS_SUB, // Real instr.: AARCH64_SUBWrs |
4441 | | AARCH64_INS_ALIAS_CMP, // Real instr.: AARCH64_SUBSWri |
4442 | | AARCH64_INS_ALIAS_SUBS, // Real instr.: AARCH64_SUBSWrs |
4443 | | AARCH64_INS_ALIAS_NEG, // Real instr.: AARCH64_SUBWrs |
4444 | | AARCH64_INS_ALIAS_NEGS, // Real instr.: AARCH64_SUBSWrs |
4445 | | AARCH64_INS_ALIAS_MUL, // Real instr.: AARCH64_MADDWrrr |
4446 | | AARCH64_INS_ALIAS_MNEG, // Real instr.: AARCH64_MSUBWrrr |
4447 | | AARCH64_INS_ALIAS_SMULL, // Real instr.: AARCH64_SMADDLrrr |
4448 | | AARCH64_INS_ALIAS_SMNEGL, // Real instr.: AARCH64_SMSUBLrrr |
4449 | | AARCH64_INS_ALIAS_UMULL, // Real instr.: AARCH64_UMADDLrrr |
4450 | | AARCH64_INS_ALIAS_UMNEGL, // Real instr.: AARCH64_UMSUBLrrr |
4451 | | AARCH64_INS_ALIAS_STCLRLB, // Real instr.: AARCH64_LDCLRLB |
4452 | | AARCH64_INS_ALIAS_STCLRLH, // Real instr.: AARCH64_LDCLRLH |
4453 | | AARCH64_INS_ALIAS_STCLRL, // Real instr.: AARCH64_LDCLRLW |
4454 | | AARCH64_INS_ALIAS_STCLRB, // Real instr.: AARCH64_LDCLRB |
4455 | | AARCH64_INS_ALIAS_STCLRH, // Real instr.: AARCH64_LDCLRH |
4456 | | AARCH64_INS_ALIAS_STCLR, // Real instr.: AARCH64_LDCLRW |
4457 | | AARCH64_INS_ALIAS_STEORLB, // Real instr.: AARCH64_LDEORLB |
4458 | | AARCH64_INS_ALIAS_STEORLH, // Real instr.: AARCH64_LDEORLH |
4459 | | AARCH64_INS_ALIAS_STEORL, // Real instr.: AARCH64_LDEORLW |
4460 | | AARCH64_INS_ALIAS_STEORB, // Real instr.: AARCH64_LDEORB |
4461 | | AARCH64_INS_ALIAS_STEORH, // Real instr.: AARCH64_LDEORH |
4462 | | AARCH64_INS_ALIAS_STEOR, // Real instr.: AARCH64_LDEORW |
4463 | | AARCH64_INS_ALIAS_STSETLB, // Real instr.: AARCH64_LDSETLB |
4464 | | AARCH64_INS_ALIAS_STSETLH, // Real instr.: AARCH64_LDSETLH |
4465 | | AARCH64_INS_ALIAS_STSETL, // Real instr.: AARCH64_LDSETLW |
4466 | | AARCH64_INS_ALIAS_STSETB, // Real instr.: AARCH64_LDSETB |
4467 | | AARCH64_INS_ALIAS_STSETH, // Real instr.: AARCH64_LDSETH |
4468 | | AARCH64_INS_ALIAS_STSET, // Real instr.: AARCH64_LDSETW |
4469 | | AARCH64_INS_ALIAS_STSMAXLB, // Real instr.: AARCH64_LDSMAXLB |
4470 | | AARCH64_INS_ALIAS_STSMAXLH, // Real instr.: AARCH64_LDSMAXLH |
4471 | | AARCH64_INS_ALIAS_STSMAXL, // Real instr.: AARCH64_LDSMAXLW |
4472 | | AARCH64_INS_ALIAS_STSMAXB, // Real instr.: AARCH64_LDSMAXB |
4473 | | AARCH64_INS_ALIAS_STSMAXH, // Real instr.: AARCH64_LDSMAXH |
4474 | | AARCH64_INS_ALIAS_STSMAX, // Real instr.: AARCH64_LDSMAXW |
4475 | | AARCH64_INS_ALIAS_STSMINLB, // Real instr.: AARCH64_LDSMINLB |
4476 | | AARCH64_INS_ALIAS_STSMINLH, // Real instr.: AARCH64_LDSMINLH |
4477 | | AARCH64_INS_ALIAS_STSMINL, // Real instr.: AARCH64_LDSMINLW |
4478 | | AARCH64_INS_ALIAS_STSMINB, // Real instr.: AARCH64_LDSMINB |
4479 | | AARCH64_INS_ALIAS_STSMINH, // Real instr.: AARCH64_LDSMINH |
4480 | | AARCH64_INS_ALIAS_STSMIN, // Real instr.: AARCH64_LDSMINW |
4481 | | AARCH64_INS_ALIAS_STUMAXLB, // Real instr.: AARCH64_LDUMAXLB |
4482 | | AARCH64_INS_ALIAS_STUMAXLH, // Real instr.: AARCH64_LDUMAXLH |
4483 | | AARCH64_INS_ALIAS_STUMAXL, // Real instr.: AARCH64_LDUMAXLW |
4484 | | AARCH64_INS_ALIAS_STUMAXB, // Real instr.: AARCH64_LDUMAXB |
4485 | | AARCH64_INS_ALIAS_STUMAXH, // Real instr.: AARCH64_LDUMAXH |
4486 | | AARCH64_INS_ALIAS_STUMAX, // Real instr.: AARCH64_LDUMAXW |
4487 | | AARCH64_INS_ALIAS_STUMINLB, // Real instr.: AARCH64_LDUMINLB |
4488 | | AARCH64_INS_ALIAS_STUMINLH, // Real instr.: AARCH64_LDUMINLH |
4489 | | AARCH64_INS_ALIAS_STUMINL, // Real instr.: AARCH64_LDUMINLW |
4490 | | AARCH64_INS_ALIAS_STUMINB, // Real instr.: AARCH64_LDUMINB |
4491 | | AARCH64_INS_ALIAS_STUMINH, // Real instr.: AARCH64_LDUMINH |
4492 | | AARCH64_INS_ALIAS_STUMIN, // Real instr.: AARCH64_LDUMINW |
4493 | | AARCH64_INS_ALIAS_IRG, // Real instr.: AARCH64_IRG |
4494 | | AARCH64_INS_ALIAS_LDG, // Real instr.: AARCH64_LDG |
4495 | | AARCH64_INS_ALIAS_STZG, // Real instr.: AARCH64_STZGi |
4496 | | AARCH64_INS_ALIAS_ST2G, // Real instr.: AARCH64_ST2Gi |
4497 | | AARCH64_INS_ALIAS_STZ2G, // Real instr.: AARCH64_STZ2Gi |
4498 | | AARCH64_INS_ALIAS_BICS, // Real instr.: AARCH64_BICSWrs |
4499 | | AARCH64_INS_ALIAS_BIC, // Real instr.: AARCH64_BICWrs |
4500 | | AARCH64_INS_ALIAS_EON, // Real instr.: AARCH64_EONWrs |
4501 | | AARCH64_INS_ALIAS_EOR, // Real instr.: AARCH64_EORWrs |
4502 | | AARCH64_INS_ALIAS_ORN, // Real instr.: AARCH64_ORNWrs |
4503 | | AARCH64_INS_ALIAS_MVN, // Real instr.: AARCH64_ORNWrs |
4504 | | AARCH64_INS_ALIAS_TST, // Real instr.: AARCH64_ANDSWri |
4505 | | AARCH64_INS_ALIAS_ROR, // Real instr.: AARCH64_EXTRWrri |
4506 | | AARCH64_INS_ALIAS_ASR, // Real instr.: AARCH64_SBFMWri |
4507 | | AARCH64_INS_ALIAS_SXTB, // Real instr.: AARCH64_SBFMWri |
4508 | | AARCH64_INS_ALIAS_SXTH, // Real instr.: AARCH64_SBFMWri |
4509 | | AARCH64_INS_ALIAS_SXTW, // Real instr.: AARCH64_SBFMXri |
4510 | | AARCH64_INS_ALIAS_LSR, // Real instr.: AARCH64_UBFMWri |
4511 | | AARCH64_INS_ALIAS_UXTB, // Real instr.: AARCH64_UBFMWri |
4512 | | AARCH64_INS_ALIAS_UXTH, // Real instr.: AARCH64_UBFMWri |
4513 | | AARCH64_INS_ALIAS_UXTW, // Real instr.: AARCH64_UBFMXri |
4514 | | AARCH64_INS_ALIAS_CSET, // Real instr.: AARCH64_CSINCWr |
4515 | | AARCH64_INS_ALIAS_CSETM, // Real instr.: AARCH64_CSINVWr |
4516 | | AARCH64_INS_ALIAS_CINC, // Real instr.: AARCH64_CSINCWr |
4517 | | AARCH64_INS_ALIAS_CINV, // Real instr.: AARCH64_CSINVWr |
4518 | | AARCH64_INS_ALIAS_CNEG, // Real instr.: AARCH64_CSNEGWr |
4519 | | AARCH64_INS_ALIAS_RET, // Real instr.: AARCH64_RET |
4520 | | AARCH64_INS_ALIAS_DCPS1, // Real instr.: AARCH64_DCPS1 |
4521 | | AARCH64_INS_ALIAS_DCPS2, // Real instr.: AARCH64_DCPS2 |
4522 | | AARCH64_INS_ALIAS_DCPS3, // Real instr.: AARCH64_DCPS3 |
4523 | | AARCH64_INS_ALIAS_LDPSW, // Real instr.: AARCH64_LDPSWi |
4524 | | AARCH64_INS_ALIAS_LDRSH, // Real instr.: AARCH64_LDRSHWroX |
4525 | | AARCH64_INS_ALIAS_LDRSB, // Real instr.: AARCH64_LDRSBWroX |
4526 | | AARCH64_INS_ALIAS_LDRSW, // Real instr.: AARCH64_LDRSWroX |
4527 | | AARCH64_INS_ALIAS_LDURH, // Real instr.: AARCH64_LDURHHi |
4528 | | AARCH64_INS_ALIAS_LDURB, // Real instr.: AARCH64_LDURBBi |
4529 | | AARCH64_INS_ALIAS_LDURSH, // Real instr.: AARCH64_LDURSHWi |
4530 | | AARCH64_INS_ALIAS_LDURSB, // Real instr.: AARCH64_LDURSBWi |
4531 | | AARCH64_INS_ALIAS_LDURSW, // Real instr.: AARCH64_LDURSWi |
4532 | | AARCH64_INS_ALIAS_LDTRH, // Real instr.: AARCH64_LDTRHi |
4533 | | AARCH64_INS_ALIAS_LDTRB, // Real instr.: AARCH64_LDTRBi |
4534 | | AARCH64_INS_ALIAS_LDTRSH, // Real instr.: AARCH64_LDTRSHWi |
4535 | | AARCH64_INS_ALIAS_LDTRSB, // Real instr.: AARCH64_LDTRSBWi |
4536 | | AARCH64_INS_ALIAS_LDTRSW, // Real instr.: AARCH64_LDTRSWi |
4537 | | AARCH64_INS_ALIAS_STP, // Real instr.: AARCH64_STPWi |
4538 | | AARCH64_INS_ALIAS_STURH, // Real instr.: AARCH64_STURHHi |
4539 | | AARCH64_INS_ALIAS_STURB, // Real instr.: AARCH64_STURBBi |
4540 | | AARCH64_INS_ALIAS_STLURH, // Real instr.: AARCH64_STLURHi |
4541 | | AARCH64_INS_ALIAS_LDAPURSB, // Real instr.: AARCH64_LDAPURSBWi |
4542 | | AARCH64_INS_ALIAS_LDAPURH, // Real instr.: AARCH64_LDAPURHi |
4543 | | AARCH64_INS_ALIAS_LDAPURSH, // Real instr.: AARCH64_LDAPURSHWi |
4544 | | AARCH64_INS_ALIAS_LDAPURSW, // Real instr.: AARCH64_LDAPURSWi |
4545 | | AARCH64_INS_ALIAS_STTRH, // Real instr.: AARCH64_STTRHi |
4546 | | AARCH64_INS_ALIAS_STTRB, // Real instr.: AARCH64_STTRBi |
4547 | | AARCH64_INS_ALIAS_BIC_4H, // Real instr.: AARCH64_BICv4i16 |
4548 | | AARCH64_INS_ALIAS_BIC_8H, // Real instr.: AARCH64_BICv8i16 |
4549 | | AARCH64_INS_ALIAS_BIC_2S, // Real instr.: AARCH64_BICv2i32 |
4550 | | AARCH64_INS_ALIAS_BIC_4S, // Real instr.: AARCH64_BICv4i32 |
4551 | | AARCH64_INS_ALIAS_ORR_4H, // Real instr.: AARCH64_ORRv4i16 |
4552 | | AARCH64_INS_ALIAS_ORR_8H, // Real instr.: AARCH64_ORRv8i16 |
4553 | | AARCH64_INS_ALIAS_ORR_2S, // Real instr.: AARCH64_ORRv2i32 |
4554 | | AARCH64_INS_ALIAS_ORR_4S, // Real instr.: AARCH64_ORRv4i32 |
4555 | | AARCH64_INS_ALIAS_SXTL_8H, // Real instr.: AARCH64_SSHLLv8i8_shift |
4556 | | AARCH64_INS_ALIAS_SXTL, // Real instr.: AARCH64_SSHLLv8i8_shift |
4557 | | AARCH64_INS_ALIAS_SXTL_4S, // Real instr.: AARCH64_SSHLLv4i16_shift |
4558 | | AARCH64_INS_ALIAS_SXTL_2D, // Real instr.: AARCH64_SSHLLv2i32_shift |
4559 | | AARCH64_INS_ALIAS_SXTL2_8H, // Real instr.: AARCH64_SSHLLv16i8_shift |
4560 | | AARCH64_INS_ALIAS_SXTL2, // Real instr.: AARCH64_SSHLLv16i8_shift |
4561 | | AARCH64_INS_ALIAS_SXTL2_4S, // Real instr.: AARCH64_SSHLLv8i16_shift |
4562 | | AARCH64_INS_ALIAS_SXTL2_2D, // Real instr.: AARCH64_SSHLLv4i32_shift |
4563 | | AARCH64_INS_ALIAS_UXTL_8H, // Real instr.: AARCH64_USHLLv8i8_shift |
4564 | | AARCH64_INS_ALIAS_UXTL, // Real instr.: AARCH64_USHLLv8i8_shift |
4565 | | AARCH64_INS_ALIAS_UXTL_4S, // Real instr.: AARCH64_USHLLv4i16_shift |
4566 | | AARCH64_INS_ALIAS_UXTL_2D, // Real instr.: AARCH64_USHLLv2i32_shift |
4567 | | AARCH64_INS_ALIAS_UXTL2_8H, // Real instr.: AARCH64_USHLLv16i8_shift |
4568 | | AARCH64_INS_ALIAS_UXTL2, // Real instr.: AARCH64_USHLLv16i8_shift |
4569 | | AARCH64_INS_ALIAS_UXTL2_4S, // Real instr.: AARCH64_USHLLv8i16_shift |
4570 | | AARCH64_INS_ALIAS_UXTL2_2D, // Real instr.: AARCH64_USHLLv4i32_shift |
4571 | | AARCH64_INS_ALIAS_LD2, // Real instr.: AARCH64_LD2Twov16b_POST |
4572 | | AARCH64_INS_ALIAS_LD3, // Real instr.: AARCH64_LD3Threev16b_POST |
4573 | | AARCH64_INS_ALIAS_LD4, // Real instr.: AARCH64_LD4Fourv16b_POST |
4574 | | AARCH64_INS_ALIAS_ST1, // Real instr.: AARCH64_ST1Onev16b_POST |
4575 | | AARCH64_INS_ALIAS_ST2, // Real instr.: AARCH64_ST2Twov16b_POST |
4576 | | AARCH64_INS_ALIAS_ST3, // Real instr.: AARCH64_ST3Threev16b_POST |
4577 | | AARCH64_INS_ALIAS_ST4, // Real instr.: AARCH64_ST4Fourv16b_POST |
4578 | | AARCH64_INS_ALIAS_LD2R, // Real instr.: AARCH64_LD2Rv8b_POST |
4579 | | AARCH64_INS_ALIAS_LD3R, // Real instr.: AARCH64_LD3Rv8b_POST |
4580 | | AARCH64_INS_ALIAS_LD4R, // Real instr.: AARCH64_LD4Rv8b_POST |
4581 | | AARCH64_INS_ALIAS_CLRBHB, // Real instr.: AARCH64_HINT |
4582 | | AARCH64_INS_ALIAS_STILP, // Real instr.: AARCH64_STILPW |
4583 | | AARCH64_INS_ALIAS_STL1, // Real instr.: AARCH64_STL1 |
4584 | | AARCH64_INS_ALIAS_SYSP, // Real instr.: AARCH64_SYSPxt_XZR |
4585 | | AARCH64_INS_ALIAS_LD1SW, // Real instr.: AARCH64_LD1SW_D_IMM |
4586 | | AARCH64_INS_ALIAS_LD1H, // Real instr.: AARCH64_LD1H_IMM |
4587 | | AARCH64_INS_ALIAS_LD1SH, // Real instr.: AARCH64_LD1SH_D_IMM |
4588 | | AARCH64_INS_ALIAS_LD1D, // Real instr.: AARCH64_LD1D_IMM |
4589 | | AARCH64_INS_ALIAS_LD1RSW, // Real instr.: AARCH64_LD1RSW_IMM |
4590 | | AARCH64_INS_ALIAS_LD1RH, // Real instr.: AARCH64_LD1RH_IMM |
4591 | | AARCH64_INS_ALIAS_LD1RSH, // Real instr.: AARCH64_LD1RSH_D_IMM |
4592 | | AARCH64_INS_ALIAS_LD1RW, // Real instr.: AARCH64_LD1RW_IMM |
4593 | | AARCH64_INS_ALIAS_LD1RSB, // Real instr.: AARCH64_LD1RSB_D_IMM |
4594 | | AARCH64_INS_ALIAS_LD1RD, // Real instr.: AARCH64_LD1RD_IMM |
4595 | | AARCH64_INS_ALIAS_LD1RQH, // Real instr.: AARCH64_LD1RQ_H_IMM |
4596 | | AARCH64_INS_ALIAS_LD1RQW, // Real instr.: AARCH64_LD1RQ_W_IMM |
4597 | | AARCH64_INS_ALIAS_LD1RQD, // Real instr.: AARCH64_LD1RQ_D_IMM |
4598 | | AARCH64_INS_ALIAS_LDNF1SW, // Real instr.: AARCH64_LDNF1SW_D_IMM_REAL |
4599 | | AARCH64_INS_ALIAS_LDNF1H, // Real instr.: AARCH64_LDNF1H_IMM_REAL |
4600 | | AARCH64_INS_ALIAS_LDNF1SH, // Real instr.: AARCH64_LDNF1SH_D_IMM_REAL |
4601 | | AARCH64_INS_ALIAS_LDNF1W, // Real instr.: AARCH64_LDNF1W_IMM_REAL |
4602 | | AARCH64_INS_ALIAS_LDNF1SB, // Real instr.: AARCH64_LDNF1SB_D_IMM_REAL |
4603 | | AARCH64_INS_ALIAS_LDNF1D, // Real instr.: AARCH64_LDNF1D_IMM_REAL |
4604 | | AARCH64_INS_ALIAS_LDFF1SW, // Real instr.: AARCH64_LDFF1SW_D_REAL |
4605 | | AARCH64_INS_ALIAS_LDFF1H, // Real instr.: AARCH64_LDFF1H_REAL |
4606 | | AARCH64_INS_ALIAS_LDFF1SH, // Real instr.: AARCH64_LDFF1SH_D_REAL |
4607 | | AARCH64_INS_ALIAS_LDFF1W, // Real instr.: AARCH64_LDFF1W_REAL |
4608 | | AARCH64_INS_ALIAS_LDFF1SB, // Real instr.: AARCH64_LDFF1SB_D_REAL |
4609 | | AARCH64_INS_ALIAS_LDFF1D, // Real instr.: AARCH64_LDFF1D_REAL |
4610 | | AARCH64_INS_ALIAS_LD3B, // Real instr.: AARCH64_LD3B_IMM |
4611 | | AARCH64_INS_ALIAS_LD4B, // Real instr.: AARCH64_LD4B_IMM |
4612 | | AARCH64_INS_ALIAS_LD2H, // Real instr.: AARCH64_LD2H_IMM |
4613 | | AARCH64_INS_ALIAS_LD3H, // Real instr.: AARCH64_LD3H_IMM |
4614 | | AARCH64_INS_ALIAS_LD4H, // Real instr.: AARCH64_LD4H_IMM |
4615 | | AARCH64_INS_ALIAS_LD2W, // Real instr.: AARCH64_LD2W_IMM |
4616 | | AARCH64_INS_ALIAS_LD3W, // Real instr.: AARCH64_LD3W_IMM |
4617 | | AARCH64_INS_ALIAS_LD4W, // Real instr.: AARCH64_LD4W_IMM |
4618 | | AARCH64_INS_ALIAS_LD2D, // Real instr.: AARCH64_LD2D_IMM |
4619 | | AARCH64_INS_ALIAS_LD3D, // Real instr.: AARCH64_LD3D_IMM |
4620 | | AARCH64_INS_ALIAS_LD4D, // Real instr.: AARCH64_LD4D_IMM |
4621 | | AARCH64_INS_ALIAS_LD2Q, // Real instr.: AARCH64_LD2Q_IMM |
4622 | | AARCH64_INS_ALIAS_LD3Q, // Real instr.: AARCH64_LD3Q_IMM |
4623 | | AARCH64_INS_ALIAS_LD4Q, // Real instr.: AARCH64_LD4Q_IMM |
4624 | | AARCH64_INS_ALIAS_LDNT1H, // Real instr.: AARCH64_LDNT1H_ZRI |
4625 | | AARCH64_INS_ALIAS_LDNT1W, // Real instr.: AARCH64_LDNT1W_ZRI |
4626 | | AARCH64_INS_ALIAS_LDNT1D, // Real instr.: AARCH64_LDNT1D_ZRI |
4627 | | AARCH64_INS_ALIAS_ST1H, // Real instr.: AARCH64_ST1H_IMM |
4628 | | AARCH64_INS_ALIAS_ST1W, // Real instr.: AARCH64_ST1W_IMM |
4629 | | AARCH64_INS_ALIAS_ST1D, // Real instr.: AARCH64_ST1D_IMM |
4630 | | AARCH64_INS_ALIAS_ST3B, // Real instr.: AARCH64_ST3B_IMM |
4631 | | AARCH64_INS_ALIAS_ST4B, // Real instr.: AARCH64_ST4B_IMM |
4632 | | AARCH64_INS_ALIAS_ST2H, // Real instr.: AARCH64_ST2H_IMM |
4633 | | AARCH64_INS_ALIAS_ST3H, // Real instr.: AARCH64_ST3H_IMM |
4634 | | AARCH64_INS_ALIAS_ST4H, // Real instr.: AARCH64_ST4H_IMM |
4635 | | AARCH64_INS_ALIAS_ST2W, // Real instr.: AARCH64_ST2W_IMM |
4636 | | AARCH64_INS_ALIAS_ST3W, // Real instr.: AARCH64_ST3W_IMM |
4637 | | AARCH64_INS_ALIAS_ST4W, // Real instr.: AARCH64_ST4W_IMM |
4638 | | AARCH64_INS_ALIAS_ST2D, // Real instr.: AARCH64_ST2D_IMM |
4639 | | AARCH64_INS_ALIAS_ST3D, // Real instr.: AARCH64_ST3D_IMM |
4640 | | AARCH64_INS_ALIAS_ST4D, // Real instr.: AARCH64_ST4D_IMM |
4641 | | AARCH64_INS_ALIAS_ST3Q, // Real instr.: AARCH64_ST3Q_IMM |
4642 | | AARCH64_INS_ALIAS_ST4Q, // Real instr.: AARCH64_ST4Q_IMM |
4643 | | AARCH64_INS_ALIAS_STNT1H, // Real instr.: AARCH64_STNT1H_ZRI |
4644 | | AARCH64_INS_ALIAS_STNT1W, // Real instr.: AARCH64_STNT1W_ZRI |
4645 | | AARCH64_INS_ALIAS_STNT1D, // Real instr.: AARCH64_STNT1D_ZRI |
4646 | | AARCH64_INS_ALIAS_PRFH, // Real instr.: AARCH64_PRFH_PRI |
4647 | | AARCH64_INS_ALIAS_PRFW, // Real instr.: AARCH64_PRFW_PRI |
4648 | | AARCH64_INS_ALIAS_PRFD, // Real instr.: AARCH64_PRFD_PRI |
4649 | | AARCH64_INS_ALIAS_CNTH, // Real instr.: AARCH64_CNTH_XPiI |
4650 | | AARCH64_INS_ALIAS_CNTW, // Real instr.: AARCH64_CNTW_XPiI |
4651 | | AARCH64_INS_ALIAS_CNTD, // Real instr.: AARCH64_CNTD_XPiI |
4652 | | AARCH64_INS_ALIAS_DECB, // Real instr.: AARCH64_DECB_XPiI |
4653 | | AARCH64_INS_ALIAS_INCH, // Real instr.: AARCH64_INCH_XPiI |
4654 | | AARCH64_INS_ALIAS_DECH, // Real instr.: AARCH64_DECH_XPiI |
4655 | | AARCH64_INS_ALIAS_INCW, // Real instr.: AARCH64_INCW_XPiI |
4656 | | AARCH64_INS_ALIAS_DECW, // Real instr.: AARCH64_DECW_XPiI |
4657 | | AARCH64_INS_ALIAS_INCD, // Real instr.: AARCH64_INCD_XPiI |
4658 | | AARCH64_INS_ALIAS_DECD, // Real instr.: AARCH64_DECD_XPiI |
4659 | | AARCH64_INS_ALIAS_SQDECB, // Real instr.: AARCH64_SQDECB_XPiWdI |
4660 | | AARCH64_INS_ALIAS_UQDECB, // Real instr.: AARCH64_UQDECB_WPiI |
4661 | | AARCH64_INS_ALIAS_UQINCH, // Real instr.: AARCH64_UQINCH_WPiI |
4662 | | AARCH64_INS_ALIAS_SQDECH, // Real instr.: AARCH64_SQDECH_XPiWdI |
4663 | | AARCH64_INS_ALIAS_UQDECH, // Real instr.: AARCH64_UQDECH_WPiI |
4664 | | AARCH64_INS_ALIAS_SQINCW, // Real instr.: AARCH64_SQINCW_XPiWdI |
4665 | | AARCH64_INS_ALIAS_UQINCW, // Real instr.: AARCH64_UQINCW_WPiI |
4666 | | AARCH64_INS_ALIAS_SQDECW, // Real instr.: AARCH64_SQDECW_XPiWdI |
4667 | | AARCH64_INS_ALIAS_UQDECW, // Real instr.: AARCH64_UQDECW_WPiI |
4668 | | AARCH64_INS_ALIAS_SQINCD, // Real instr.: AARCH64_SQINCD_XPiWdI |
4669 | | AARCH64_INS_ALIAS_UQINCD, // Real instr.: AARCH64_UQINCD_WPiI |
4670 | | AARCH64_INS_ALIAS_SQDECD, // Real instr.: AARCH64_SQDECD_XPiWdI |
4671 | | AARCH64_INS_ALIAS_UQDECD, // Real instr.: AARCH64_UQDECD_WPiI |
4672 | | AARCH64_INS_ALIAS_MOVS, // Real instr.: AARCH64_ORRS_PPzPP |
4673 | | AARCH64_INS_ALIAS_NOT, // Real instr.: AARCH64_EOR_PPzPP |
4674 | | AARCH64_INS_ALIAS_NOTS, // Real instr.: AARCH64_EORS_PPzPP |
4675 | | AARCH64_INS_ALIAS_LD1ROH, // Real instr.: AARCH64_LD1RO_H_IMM |
4676 | | AARCH64_INS_ALIAS_LD1ROW, // Real instr.: AARCH64_LD1RO_W_IMM |
4677 | | AARCH64_INS_ALIAS_LD1ROD, // Real instr.: AARCH64_LD1RO_D_IMM |
4678 | | AARCH64_INS_ALIAS_BCAX, // Real instr.: AARCH64_BCAX_ZZZZ |
4679 | | AARCH64_INS_ALIAS_BSL, // Real instr.: AARCH64_BSL_ZZZZ |
4680 | | AARCH64_INS_ALIAS_BSL1N, // Real instr.: AARCH64_BSL1N_ZZZZ |
4681 | | AARCH64_INS_ALIAS_BSL2N, // Real instr.: AARCH64_BSL2N_ZZZZ |
4682 | | AARCH64_INS_ALIAS_NBSL, // Real instr.: AARCH64_NBSL_ZZZZ |
4683 | | AARCH64_INS_ALIAS_LDNT1SH, // Real instr.: AARCH64_LDNT1SH_ZZR_S_REAL |
4684 | | AARCH64_INS_ALIAS_LDNT1SW, // Real instr.: AARCH64_LDNT1SW_ZZR_D_REAL |
4685 | | |
4686 | | // clang-format on |
4687 | | // generated content <AArch64GenCSAliasEnum.inc> end |
4688 | | |
4689 | | // Hardcoded in LLVM printer |
4690 | | AARCH64_INS_ALIAS_CFP, |
4691 | | AARCH64_INS_ALIAS_DVP, |
4692 | | AARCH64_INS_ALIAS_COSP, |
4693 | | AARCH64_INS_ALIAS_CPP, |
4694 | | AARCH64_INS_ALIAS_IC, |
4695 | | AARCH64_INS_ALIAS_DC, |
4696 | | AARCH64_INS_ALIAS_AT, |
4697 | | AARCH64_INS_ALIAS_TLBI, |
4698 | | AARCH64_INS_ALIAS_TLBIP, |
4699 | | AARCH64_INS_ALIAS_RPRFM, |
4700 | | AARCH64_INS_ALIAS_LSL, |
4701 | | AARCH64_INS_ALIAS_SBFX, |
4702 | | AARCH64_INS_ALIAS_UBFX, |
4703 | | AARCH64_INS_ALIAS_SBFIZ, |
4704 | | AARCH64_INS_ALIAS_UBFIZ, |
4705 | | AARCH64_INS_ALIAS_BFC, |
4706 | | AARCH64_INS_ALIAS_BFI, |
4707 | | AARCH64_INS_ALIAS_BFXIL, |
4708 | | |
4709 | | AARCH64_INS_ALIAS_END, |
4710 | | } aarch64_insn; |
4711 | | |
4712 | | /// Group of AArch64 instructions |
4713 | | typedef enum aarch64_insn_group { |
4714 | | AARCH64_GRP_INVALID = 0, ///< = CS_GRP_INVALID |
4715 | | |
4716 | | // Generic groups |
4717 | | // all jump instructions (conditional+direct+indirect jumps) |
4718 | | AARCH64_GRP_JUMP, ///< = CS_GRP_JUMP |
4719 | | AARCH64_GRP_CALL, |
4720 | | AARCH64_GRP_RET, |
4721 | | AARCH64_GRP_INT, |
4722 | | AARCH64_GRP_PRIVILEGE = 6, ///< = CS_GRP_PRIVILEGE |
4723 | | AARCH64_GRP_BRANCH_RELATIVE, ///< = CS_GRP_BRANCH_RELATIVE |
4724 | | // generated content <AArch64GenCSFeatureEnum.inc> begin |
4725 | | // clang-format off |
4726 | | |
4727 | | AARCH64_FEATURE_HASV8_0A = 128, |
4728 | | AARCH64_FEATURE_HASV8_1A, |
4729 | | AARCH64_FEATURE_HASV8_2A, |
4730 | | AARCH64_FEATURE_HASV8_3A, |
4731 | | AARCH64_FEATURE_HASV8_4A, |
4732 | | AARCH64_FEATURE_HASV8_5A, |
4733 | | AARCH64_FEATURE_HASV8_6A, |
4734 | | AARCH64_FEATURE_HASV8_7A, |
4735 | | AARCH64_FEATURE_HASV8_8A, |
4736 | | AARCH64_FEATURE_HASV8_9A, |
4737 | | AARCH64_FEATURE_HASV9_0A, |
4738 | | AARCH64_FEATURE_HASV9_1A, |
4739 | | AARCH64_FEATURE_HASV9_2A, |
4740 | | AARCH64_FEATURE_HASV9_3A, |
4741 | | AARCH64_FEATURE_HASV9_4A, |
4742 | | AARCH64_FEATURE_HASV8_0R, |
4743 | | AARCH64_FEATURE_HASEL2VMSA, |
4744 | | AARCH64_FEATURE_HASEL3, |
4745 | | AARCH64_FEATURE_HASVH, |
4746 | | AARCH64_FEATURE_HASLOR, |
4747 | | AARCH64_FEATURE_HASPAUTH, |
4748 | | AARCH64_FEATURE_HASPAUTHLR, |
4749 | | AARCH64_FEATURE_HASJS, |
4750 | | AARCH64_FEATURE_HASCCIDX, |
4751 | | AARCH64_FEATURE_HASCOMPLXNUM, |
4752 | | AARCH64_FEATURE_HASNV, |
4753 | | AARCH64_FEATURE_HASMPAM, |
4754 | | AARCH64_FEATURE_HASDIT, |
4755 | | AARCH64_FEATURE_HASTRACEV8_4, |
4756 | | AARCH64_FEATURE_HASAM, |
4757 | | AARCH64_FEATURE_HASSEL2, |
4758 | | AARCH64_FEATURE_HASTLB_RMI, |
4759 | | AARCH64_FEATURE_HASFLAGM, |
4760 | | AARCH64_FEATURE_HASRCPC_IMMO, |
4761 | | AARCH64_FEATURE_HASFPARMV8, |
4762 | | AARCH64_FEATURE_HASNEON, |
4763 | | AARCH64_FEATURE_HASSM4, |
4764 | | AARCH64_FEATURE_HASSHA3, |
4765 | | AARCH64_FEATURE_HASSHA2, |
4766 | | AARCH64_FEATURE_HASAES, |
4767 | | AARCH64_FEATURE_HASDOTPROD, |
4768 | | AARCH64_FEATURE_HASCRC, |
4769 | | AARCH64_FEATURE_HASCSSC, |
4770 | | AARCH64_FEATURE_HASLSE, |
4771 | | AARCH64_FEATURE_HASRAS, |
4772 | | AARCH64_FEATURE_HASRDM, |
4773 | | AARCH64_FEATURE_HASFULLFP16, |
4774 | | AARCH64_FEATURE_HASFP16FML, |
4775 | | AARCH64_FEATURE_HASSPE, |
4776 | | AARCH64_FEATURE_HASFUSEAES, |
4777 | | AARCH64_FEATURE_HASSVE, |
4778 | | AARCH64_FEATURE_HASSVE2, |
4779 | | AARCH64_FEATURE_HASSVE2P1, |
4780 | | AARCH64_FEATURE_HASSVE2AES, |
4781 | | AARCH64_FEATURE_HASSVE2SM4, |
4782 | | AARCH64_FEATURE_HASSVE2SHA3, |
4783 | | AARCH64_FEATURE_HASSVE2BITPERM, |
4784 | | AARCH64_FEATURE_HASB16B16, |
4785 | | AARCH64_FEATURE_HASSME, |
4786 | | AARCH64_FEATURE_HASSMEF64F64, |
4787 | | AARCH64_FEATURE_HASSMEF16F16, |
4788 | | AARCH64_FEATURE_HASSMEFA64, |
4789 | | AARCH64_FEATURE_HASSMEI16I64, |
4790 | | AARCH64_FEATURE_HASSME2, |
4791 | | AARCH64_FEATURE_HASSME2P1, |
4792 | | AARCH64_FEATURE_HASFPMR, |
4793 | | AARCH64_FEATURE_HASFP8, |
4794 | | AARCH64_FEATURE_HASFAMINMAX, |
4795 | | AARCH64_FEATURE_HASFP8FMA, |
4796 | | AARCH64_FEATURE_HASSSVE_FP8FMA, |
4797 | | AARCH64_FEATURE_HASFP8DOT2, |
4798 | | AARCH64_FEATURE_HASSSVE_FP8DOT2, |
4799 | | AARCH64_FEATURE_HASFP8DOT4, |
4800 | | AARCH64_FEATURE_HASSSVE_FP8DOT4, |
4801 | | AARCH64_FEATURE_HASLUT, |
4802 | | AARCH64_FEATURE_HASSME_LUTV2, |
4803 | | AARCH64_FEATURE_HASSMEF8F16, |
4804 | | AARCH64_FEATURE_HASSMEF8F32, |
4805 | | AARCH64_FEATURE_HASSVEORSME, |
4806 | | AARCH64_FEATURE_HASSVE2ORSME, |
4807 | | AARCH64_FEATURE_HASSVE2ORSME2, |
4808 | | AARCH64_FEATURE_HASSVE2P1_OR_HASSME, |
4809 | | AARCH64_FEATURE_HASSVE2P1_OR_HASSME2, |
4810 | | AARCH64_FEATURE_HASSVE2P1_OR_HASSME2P1, |
4811 | | AARCH64_FEATURE_HASNEONORSME, |
4812 | | AARCH64_FEATURE_HASRCPC, |
4813 | | AARCH64_FEATURE_HASALTNZCV, |
4814 | | AARCH64_FEATURE_HASFRINT3264, |
4815 | | AARCH64_FEATURE_HASSB, |
4816 | | AARCH64_FEATURE_HASPREDRES, |
4817 | | AARCH64_FEATURE_HASCCDP, |
4818 | | AARCH64_FEATURE_HASBTI, |
4819 | | AARCH64_FEATURE_HASMTE, |
4820 | | AARCH64_FEATURE_HASTME, |
4821 | | AARCH64_FEATURE_HASETE, |
4822 | | AARCH64_FEATURE_HASTRBE, |
4823 | | AARCH64_FEATURE_HASBF16, |
4824 | | AARCH64_FEATURE_HASMATMULINT8, |
4825 | | AARCH64_FEATURE_HASMATMULFP32, |
4826 | | AARCH64_FEATURE_HASMATMULFP64, |
4827 | | AARCH64_FEATURE_HASXS, |
4828 | | AARCH64_FEATURE_HASWFXT, |
4829 | | AARCH64_FEATURE_HASLS64, |
4830 | | AARCH64_FEATURE_HASBRBE, |
4831 | | AARCH64_FEATURE_HASSPE_EEF, |
4832 | | AARCH64_FEATURE_HASHBC, |
4833 | | AARCH64_FEATURE_HASMOPS, |
4834 | | AARCH64_FEATURE_HASCLRBHB, |
4835 | | AARCH64_FEATURE_HASSPECRES2, |
4836 | | AARCH64_FEATURE_HASITE, |
4837 | | AARCH64_FEATURE_HASTHE, |
4838 | | AARCH64_FEATURE_HASRCPC3, |
4839 | | AARCH64_FEATURE_HASLSE128, |
4840 | | AARCH64_FEATURE_HASD128, |
4841 | | AARCH64_FEATURE_HASCHK, |
4842 | | AARCH64_FEATURE_HASGCS, |
4843 | | AARCH64_FEATURE_HASCPA, |
4844 | | AARCH64_FEATURE_USENEGATIVEIMMEDIATES, |
4845 | | AARCH64_FEATURE_HASAMX, |
4846 | | AARCH64_FEATURE_HASMUL53, |
4847 | | AARCH64_FEATURE_HASAPPLESYS, |
4848 | | AARCH64_FEATURE_HASCCPP, |
4849 | | AARCH64_FEATURE_HASPAN, |
4850 | | AARCH64_FEATURE_HASPSUAO, |
4851 | | AARCH64_FEATURE_HASPAN_RWV, |
4852 | | AARCH64_FEATURE_HASCONTEXTIDREL2, |
4853 | | |
4854 | | // clang-format on |
4855 | | // generated content <AArch64GenCSFeatureEnum.inc> end |
4856 | | |
4857 | | AARCH64_GRP_ENDING, // <-- mark the end of the list of groups |
4858 | | } aarch64_insn_group; |
4859 | | |
4860 | | #ifdef __cplusplus |
4861 | | } |
4862 | | #endif |
4863 | | |
4864 | | #endif |