Coverage Report

Created: 2024-09-08 06:22

/src/capstonenext/arch/Mips/MipsGenDisassemblerTables.inc
Line
Count
Source (jump to first uncovered line)
1
/* Capstone Disassembly Engine, https://www.capstone-engine.org */
2
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2022, */
3
/*    Rot127 <unisono@quyllur.org> 2022-2024 */
4
/* Automatically generated file by Capstone's LLVM TableGen Disassembler Backend. */
5
6
/* LLVM-commit: <commit> */
7
/* LLVM-tag: <tag> */
8
9
/* Do not edit. */
10
11
/* Capstone's LLVM TableGen Backends: */
12
/* https://github.com/capstone-engine/llvm-capstone */
13
14
#include "../../MCInst.h"
15
#include "../../LEB128.h"
16
17
// Helper function for extracting fields from encoded instructions.
18
#define FieldFromInstruction(fname, InsnType) \
19
404k
static InsnType fname(InsnType insn, unsigned startBit, unsigned numBits) \
20
404k
{ \
21
404k
  InsnType fieldMask; \
22
404k
  if (numBits == sizeof(InsnType) * 8) \
23
404k
    fieldMask = (InsnType)(-1LL); \
24
404k
  else \
25
404k
    fieldMask = (((InsnType)1 << numBits) - 1) << startBit; \
26
404k
  return (insn & fieldMask) >> startBit; \
27
404k
}
Unexecuted instantiation: MipsDisassembler.c:fieldFromInstruction_8
MipsDisassembler.c:fieldFromInstruction_4
Line
Count
Source
19
362k
static InsnType fname(InsnType insn, unsigned startBit, unsigned numBits) \
20
362k
{ \
21
362k
  InsnType fieldMask; \
22
362k
  if (numBits == sizeof(InsnType) * 8) \
23
362k
    fieldMask = (InsnType)(-1LL); \
24
362k
  else \
25
362k
    fieldMask = (((InsnType)1 << numBits) - 1) << startBit; \
26
362k
  return (insn & fieldMask) >> startBit; \
27
362k
}
MipsDisassembler.c:fieldFromInstruction_2
Line
Count
Source
19
42.0k
static InsnType fname(InsnType insn, unsigned startBit, unsigned numBits) \
20
42.0k
{ \
21
42.0k
  InsnType fieldMask; \
22
42.0k
  if (numBits == sizeof(InsnType) * 8) \
23
42.0k
    fieldMask = (InsnType)(-1LL); \
24
42.0k
  else \
25
42.0k
    fieldMask = (((InsnType)1 << numBits) - 1) << startBit; \
26
42.0k
  return (insn & fieldMask) >> startBit; \
27
42.0k
}
28
29
128k
static bool Check(DecodeStatus *Out, const DecodeStatus In) {
30
128k
  *Out = (DecodeStatus) (*Out & In);
31
128k
  return *Out != MCDisassembler_Fail;
32
128k
}
33
34
static const uint8_t DecoderTable16[] = {
35
/* 0 */       MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
36
/* 3 */       MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 17
37
/* 8 */       MCD_OPC_CheckPredicate, 0, 92, 2, 0, // Skip to: 617
38
/* 13 */      MCD_OPC_Decode, 237, 8, 0, // Opcode: Bimm16
39
/* 17 */      MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 31
40
/* 22 */      MCD_OPC_CheckPredicate, 0, 78, 2, 0, // Skip to: 617
41
/* 27 */      MCD_OPC_Decode, 235, 8, 1, // Opcode: BeqzRxImm16
42
/* 31 */      MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 45
43
/* 36 */      MCD_OPC_CheckPredicate, 0, 64, 2, 0, // Skip to: 617
44
/* 41 */      MCD_OPC_Decode, 239, 8, 1, // Opcode: BnezRxImm16
45
/* 45 */      MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 59
46
/* 50 */      MCD_OPC_CheckPredicate, 0, 50, 2, 0, // Skip to: 617
47
/* 55 */      MCD_OPC_Decode, 138, 7, 2, // Opcode: AddiuRxRxImm16
48
/* 59 */      MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 73
49
/* 64 */      MCD_OPC_CheckPredicate, 0, 36, 2, 0, // Skip to: 617
50
/* 69 */      MCD_OPC_Decode, 195, 23, 3, // Opcode: SltiRxImm16
51
/* 73 */      MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 87
52
/* 78 */      MCD_OPC_CheckPredicate, 0, 22, 2, 0, // Skip to: 617
53
/* 83 */      MCD_OPC_Decode, 197, 23, 3, // Opcode: SltiuRxImm16
54
/* 87 */      MCD_OPC_FilterValue, 12, 73, 0, 0, // Skip to: 165
55
/* 92 */      MCD_OPC_ExtractField, 8, 3,  // Inst{10-8} ...
56
/* 95 */      MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 109
57
/* 100 */     MCD_OPC_CheckPredicate, 0, 0, 2, 0, // Skip to: 617
58
/* 105 */     MCD_OPC_Decode, 242, 8, 4, // Opcode: Bteqz16
59
/* 109 */     MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 123
60
/* 114 */     MCD_OPC_CheckPredicate, 0, 242, 1, 0, // Skip to: 617
61
/* 119 */     MCD_OPC_Decode, 244, 8, 4, // Opcode: Btnez16
62
/* 123 */     MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 137
63
/* 128 */     MCD_OPC_CheckPredicate, 0, 228, 1, 0, // Skip to: 617
64
/* 133 */     MCD_OPC_Decode, 141, 7, 4, // Opcode: AddiuSpImm16
65
/* 137 */     MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 151
66
/* 142 */     MCD_OPC_CheckPredicate, 0, 214, 1, 0, // Skip to: 617
67
/* 147 */     MCD_OPC_Decode, 129, 19, 5, // Opcode: Move32R16
68
/* 151 */     MCD_OPC_FilterValue, 7, 205, 1, 0, // Skip to: 617
69
/* 156 */     MCD_OPC_CheckPredicate, 0, 200, 1, 0, // Skip to: 617
70
/* 161 */     MCD_OPC_Decode, 130, 19, 6, // Opcode: MoveR3216
71
/* 165 */     MCD_OPC_FilterValue, 13, 9, 0, 0, // Skip to: 179
72
/* 170 */     MCD_OPC_CheckPredicate, 0, 186, 1, 0, // Skip to: 617
73
/* 175 */     MCD_OPC_Decode, 188, 16, 3, // Opcode: LiRxImm16
74
/* 179 */     MCD_OPC_FilterValue, 14, 9, 0, 0, // Skip to: 193
75
/* 184 */     MCD_OPC_CheckPredicate, 0, 172, 1, 0, // Skip to: 617
76
/* 189 */     MCD_OPC_Decode, 189, 11, 3, // Opcode: CmpiRxImm16
77
/* 193 */     MCD_OPC_FilterValue, 22, 9, 0, 0, // Skip to: 207
78
/* 198 */     MCD_OPC_CheckPredicate, 0, 158, 1, 0, // Skip to: 617
79
/* 203 */     MCD_OPC_Decode, 191, 16, 7, // Opcode: LwRxPcTcp16
80
/* 207 */     MCD_OPC_FilterValue, 28, 31, 0, 0, // Skip to: 243
81
/* 212 */     MCD_OPC_ExtractField, 0, 2,  // Inst{1-0} ...
82
/* 215 */     MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 229
83
/* 220 */     MCD_OPC_CheckPredicate, 0, 136, 1, 0, // Skip to: 617
84
/* 225 */     MCD_OPC_Decode, 143, 7, 8, // Opcode: AdduRxRyRz16
85
/* 229 */     MCD_OPC_FilterValue, 3, 127, 1, 0, // Skip to: 617
86
/* 234 */     MCD_OPC_CheckPredicate, 0, 122, 1, 0, // Skip to: 617
87
/* 239 */     MCD_OPC_Decode, 204, 23, 8, // Opcode: SubuRxRyRz16
88
/* 243 */     MCD_OPC_FilterValue, 29, 113, 1, 0, // Skip to: 617
89
/* 248 */     MCD_OPC_ExtractField, 0, 5,  // Inst{4-0} ...
90
/* 251 */     MCD_OPC_FilterValue, 0, 80, 0, 0, // Skip to: 336
91
/* 256 */     MCD_OPC_ExtractField, 5, 3,  // Inst{7-5} ...
92
/* 259 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 273
93
/* 264 */     MCD_OPC_CheckPredicate, 0, 92, 1, 0, // Skip to: 617
94
/* 269 */     MCD_OPC_Decode, 151, 15, 9, // Opcode: JumpLinkReg16
95
/* 273 */     MCD_OPC_FilterValue, 1, 16, 0, 0, // Skip to: 294
96
/* 278 */     MCD_OPC_CheckPredicate, 0, 78, 1, 0, // Skip to: 617
97
/* 283 */     MCD_OPC_CheckField, 8, 3, 0, 71, 1, 0, // Skip to: 617
98
/* 290 */     MCD_OPC_Decode, 148, 15, 10, // Opcode: JrRa16
99
/* 294 */     MCD_OPC_FilterValue, 6, 16, 0, 0, // Skip to: 315
100
/* 299 */     MCD_OPC_CheckPredicate, 0, 57, 1, 0, // Skip to: 617
101
/* 304 */     MCD_OPC_CheckField, 8, 3, 0, 50, 1, 0, // Skip to: 617
102
/* 311 */     MCD_OPC_Decode, 150, 15, 10, // Opcode: JrcRx16
103
/* 315 */     MCD_OPC_FilterValue, 7, 41, 1, 0, // Skip to: 617
104
/* 320 */     MCD_OPC_CheckPredicate, 0, 36, 1, 0, // Skip to: 617
105
/* 325 */     MCD_OPC_CheckField, 8, 3, 0, 29, 1, 0, // Skip to: 617
106
/* 332 */     MCD_OPC_Decode, 149, 15, 10, // Opcode: JrcRa16
107
/* 336 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 350
108
/* 341 */     MCD_OPC_CheckPredicate, 0, 15, 1, 0, // Skip to: 617
109
/* 346 */     MCD_OPC_Decode, 194, 23, 11, // Opcode: SltRxRy16
110
/* 350 */     MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 364
111
/* 355 */     MCD_OPC_CheckPredicate, 0, 1, 1, 0, // Skip to: 617
112
/* 360 */     MCD_OPC_Decode, 199, 23, 11, // Opcode: SltuRxRy16
113
/* 364 */     MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 378
114
/* 369 */     MCD_OPC_CheckPredicate, 0, 243, 0, 0, // Skip to: 617
115
/* 374 */     MCD_OPC_Decode, 193, 23, 12, // Opcode: SllvRxRy16
116
/* 378 */     MCD_OPC_FilterValue, 5, 16, 0, 0, // Skip to: 399
117
/* 383 */     MCD_OPC_CheckPredicate, 0, 229, 0, 0, // Skip to: 617
118
/* 388 */     MCD_OPC_CheckField, 5, 6, 0, 222, 0, 0, // Skip to: 617
119
/* 395 */     MCD_OPC_Decode, 241, 8, 10, // Opcode: Break16
120
/* 399 */     MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 413
121
/* 404 */     MCD_OPC_CheckPredicate, 0, 208, 0, 0, // Skip to: 617
122
/* 409 */     MCD_OPC_Decode, 203, 23, 12, // Opcode: SrlvRxRy16
123
/* 413 */     MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 427
124
/* 418 */     MCD_OPC_CheckPredicate, 0, 194, 0, 0, // Skip to: 617
125
/* 423 */     MCD_OPC_Decode, 201, 23, 12, // Opcode: SravRxRy16
126
/* 427 */     MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 441
127
/* 432 */     MCD_OPC_CheckPredicate, 0, 180, 0, 0, // Skip to: 617
128
/* 437 */     MCD_OPC_Decode, 188, 11, 11, // Opcode: CmpRxRy16
129
/* 441 */     MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 455
130
/* 446 */     MCD_OPC_CheckPredicate, 0, 166, 0, 0, // Skip to: 617
131
/* 451 */     MCD_OPC_Decode, 144, 7, 12, // Opcode: AndRxRxRy16
132
/* 455 */     MCD_OPC_FilterValue, 13, 9, 0, 0, // Skip to: 469
133
/* 460 */     MCD_OPC_CheckPredicate, 0, 152, 0, 0, // Skip to: 617
134
/* 465 */     MCD_OPC_Decode, 178, 19, 12, // Opcode: OrRxRxRy16
135
/* 469 */     MCD_OPC_FilterValue, 14, 9, 0, 0, // Skip to: 483
136
/* 474 */     MCD_OPC_CheckPredicate, 0, 138, 0, 0, // Skip to: 617
137
/* 479 */     MCD_OPC_Decode, 187, 24, 12, // Opcode: XorRxRxRy16
138
/* 483 */     MCD_OPC_FilterValue, 15, 9, 0, 0, // Skip to: 497
139
/* 488 */     MCD_OPC_CheckPredicate, 0, 124, 0, 0, // Skip to: 617
140
/* 493 */     MCD_OPC_Decode, 162, 19, 11, // Opcode: NotRxRy16
141
/* 497 */     MCD_OPC_FilterValue, 16, 16, 0, 0, // Skip to: 518
142
/* 502 */     MCD_OPC_CheckPredicate, 0, 110, 0, 0, // Skip to: 617
143
/* 507 */     MCD_OPC_CheckField, 5, 3, 0, 103, 0, 0, // Skip to: 617
144
/* 514 */     MCD_OPC_Decode, 255, 18, 9, // Opcode: Mfhi16
145
/* 518 */     MCD_OPC_FilterValue, 17, 31, 0, 0, // Skip to: 554
146
/* 523 */     MCD_OPC_ExtractField, 5, 3,  // Inst{7-5} ...
147
/* 526 */     MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 540
148
/* 531 */     MCD_OPC_CheckPredicate, 0, 81, 0, 0, // Skip to: 617
149
/* 536 */     MCD_OPC_Decode, 189, 23, 13, // Opcode: SebRx16
150
/* 540 */     MCD_OPC_FilterValue, 5, 72, 0, 0, // Skip to: 617
151
/* 545 */     MCD_OPC_CheckPredicate, 0, 67, 0, 0, // Skip to: 617
152
/* 550 */     MCD_OPC_Decode, 190, 23, 13, // Opcode: SehRx16
153
/* 554 */     MCD_OPC_FilterValue, 18, 16, 0, 0, // Skip to: 575
154
/* 559 */     MCD_OPC_CheckPredicate, 0, 53, 0, 0, // Skip to: 617
155
/* 564 */     MCD_OPC_CheckField, 5, 3, 0, 46, 0, 0, // Skip to: 617
156
/* 571 */     MCD_OPC_Decode, 128, 19, 9, // Opcode: Mflo16
157
/* 575 */     MCD_OPC_FilterValue, 26, 9, 0, 0, // Skip to: 589
158
/* 580 */     MCD_OPC_CheckPredicate, 0, 32, 0, 0, // Skip to: 617
159
/* 585 */     MCD_OPC_Decode, 204, 12, 11, // Opcode: DivRxRy16
160
/* 589 */     MCD_OPC_FilterValue, 27, 9, 0, 0, // Skip to: 603
161
/* 594 */     MCD_OPC_CheckPredicate, 0, 18, 0, 0, // Skip to: 617
162
/* 599 */     MCD_OPC_Decode, 205, 12, 11, // Opcode: DivuRxRy16
163
/* 603 */     MCD_OPC_FilterValue, 29, 9, 0, 0, // Skip to: 617
164
/* 608 */     MCD_OPC_CheckPredicate, 0, 4, 0, 0, // Skip to: 617
165
/* 613 */     MCD_OPC_Decode, 161, 19, 11, // Opcode: NegRxRy16
166
/* 617 */     MCD_OPC_Fail,
167
  0
168
};
169
170
static const uint8_t DecoderTable32[] = {
171
/* 0 */       MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
172
/* 3 */       MCD_OPC_FilterValue, 1, 23, 0, 0, // Skip to: 31
173
/* 8 */       MCD_OPC_CheckPredicate, 0, 2, 2, 0, // Skip to: 527
174
/* 13 */      MCD_OPC_CheckField, 27, 5, 30, 251, 1, 0, // Skip to: 527
175
/* 20 */      MCD_OPC_CheckField, 5, 3, 0, 244, 1, 0, // Skip to: 527
176
/* 27 */      MCD_OPC_Decode, 137, 7, 14, // Opcode: AddiuRxPcImmX16
177
/* 31 */      MCD_OPC_FilterValue, 2, 23, 0, 0, // Skip to: 59
178
/* 36 */      MCD_OPC_CheckPredicate, 0, 230, 1, 0, // Skip to: 527
179
/* 41 */      MCD_OPC_CheckField, 27, 5, 30, 223, 1, 0, // Skip to: 527
180
/* 48 */      MCD_OPC_CheckField, 5, 6, 0, 216, 1, 0, // Skip to: 527
181
/* 55 */      MCD_OPC_Decode, 238, 8, 15, // Opcode: BimmX16
182
/* 59 */      MCD_OPC_FilterValue, 4, 23, 0, 0, // Skip to: 87
183
/* 64 */      MCD_OPC_CheckPredicate, 0, 202, 1, 0, // Skip to: 527
184
/* 69 */      MCD_OPC_CheckField, 27, 5, 30, 195, 1, 0, // Skip to: 527
185
/* 76 */      MCD_OPC_CheckField, 5, 3, 0, 188, 1, 0, // Skip to: 527
186
/* 83 */      MCD_OPC_Decode, 236, 8, 16, // Opcode: BeqzRxImmX16
187
/* 87 */      MCD_OPC_FilterValue, 5, 23, 0, 0, // Skip to: 115
188
/* 92 */      MCD_OPC_CheckPredicate, 0, 174, 1, 0, // Skip to: 527
189
/* 97 */      MCD_OPC_CheckField, 27, 5, 30, 167, 1, 0, // Skip to: 527
190
/* 104 */     MCD_OPC_CheckField, 5, 3, 0, 160, 1, 0, // Skip to: 527
191
/* 111 */     MCD_OPC_Decode, 240, 8, 16, // Opcode: BnezRxImmX16
192
/* 115 */     MCD_OPC_FilterValue, 6, 106, 0, 0, // Skip to: 226
193
/* 120 */     MCD_OPC_ExtractField, 27, 5,  // Inst{31-27} ...
194
/* 123 */     MCD_OPC_FilterValue, 30, 143, 1, 0, // Skip to: 527
195
/* 128 */     MCD_OPC_ExtractField, 16, 5,  // Inst{20-16} ...
196
/* 131 */     MCD_OPC_FilterValue, 0, 45, 0, 0, // Skip to: 181
197
/* 136 */     MCD_OPC_ExtractField, 0, 5,  // Inst{4-0} ...
198
/* 139 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 153
199
/* 144 */     MCD_OPC_CheckPredicate, 0, 32, 0, 0, // Skip to: 181
200
/* 149 */     MCD_OPC_Decode, 192, 23, 17, // Opcode: SllX16
201
/* 153 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 167
202
/* 158 */     MCD_OPC_CheckPredicate, 0, 18, 0, 0, // Skip to: 181
203
/* 163 */     MCD_OPC_Decode, 202, 23, 17, // Opcode: SrlX16
204
/* 167 */     MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 181
205
/* 172 */     MCD_OPC_CheckPredicate, 0, 4, 0, 0, // Skip to: 181
206
/* 177 */     MCD_OPC_Decode, 200, 23, 17, // Opcode: SraX16
207
/* 181 */     MCD_OPC_ExtractField, 5, 6,  // Inst{10-5} ...
208
/* 184 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 198
209
/* 189 */     MCD_OPC_CheckPredicate, 0, 77, 1, 0, // Skip to: 527
210
/* 194 */     MCD_OPC_Decode, 243, 8, 18, // Opcode: BteqzX16
211
/* 198 */     MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 212
212
/* 203 */     MCD_OPC_CheckPredicate, 0, 63, 1, 0, // Skip to: 527
213
/* 208 */     MCD_OPC_Decode, 245, 8, 18, // Opcode: BtnezX16
214
/* 212 */     MCD_OPC_FilterValue, 24, 54, 1, 0, // Skip to: 527
215
/* 217 */     MCD_OPC_CheckPredicate, 0, 49, 1, 0, // Skip to: 527
216
/* 222 */     MCD_OPC_Decode, 142, 7, 18, // Opcode: AddiuSpImmX16
217
/* 226 */     MCD_OPC_FilterValue, 8, 23, 0, 0, // Skip to: 254
218
/* 231 */     MCD_OPC_CheckPredicate, 0, 35, 1, 0, // Skip to: 527
219
/* 236 */     MCD_OPC_CheckField, 27, 5, 30, 28, 1, 0, // Skip to: 527
220
/* 243 */     MCD_OPC_CheckField, 4, 1, 0, 21, 1, 0, // Skip to: 527
221
/* 250 */     MCD_OPC_Decode, 140, 7, 19, // Opcode: AddiuRxRyOffMemX16
222
/* 254 */     MCD_OPC_FilterValue, 9, 23, 0, 0, // Skip to: 282
223
/* 259 */     MCD_OPC_CheckPredicate, 0, 7, 1, 0, // Skip to: 527
224
/* 264 */     MCD_OPC_CheckField, 27, 5, 30, 0, 1, 0, // Skip to: 527
225
/* 271 */     MCD_OPC_CheckField, 5, 3, 0, 249, 0, 0, // Skip to: 527
226
/* 278 */     MCD_OPC_Decode, 136, 7, 14, // Opcode: AddiuRxImmX16
227
/* 282 */     MCD_OPC_FilterValue, 10, 23, 0, 0, // Skip to: 310
228
/* 287 */     MCD_OPC_CheckPredicate, 0, 235, 0, 0, // Skip to: 527
229
/* 292 */     MCD_OPC_CheckField, 27, 5, 30, 228, 0, 0, // Skip to: 527
230
/* 299 */     MCD_OPC_CheckField, 5, 3, 0, 221, 0, 0, // Skip to: 527
231
/* 306 */     MCD_OPC_Decode, 196, 23, 14, // Opcode: SltiRxImmX16
232
/* 310 */     MCD_OPC_FilterValue, 11, 23, 0, 0, // Skip to: 338
233
/* 315 */     MCD_OPC_CheckPredicate, 0, 207, 0, 0, // Skip to: 527
234
/* 320 */     MCD_OPC_CheckField, 27, 5, 30, 200, 0, 0, // Skip to: 527
235
/* 327 */     MCD_OPC_CheckField, 5, 3, 0, 193, 0, 0, // Skip to: 527
236
/* 334 */     MCD_OPC_Decode, 198, 23, 14, // Opcode: SltiuRxImmX16
237
/* 338 */     MCD_OPC_FilterValue, 13, 23, 0, 0, // Skip to: 366
238
/* 343 */     MCD_OPC_CheckPredicate, 0, 179, 0, 0, // Skip to: 527
239
/* 348 */     MCD_OPC_CheckField, 27, 5, 30, 172, 0, 0, // Skip to: 527
240
/* 355 */     MCD_OPC_CheckField, 5, 3, 0, 165, 0, 0, // Skip to: 527
241
/* 362 */     MCD_OPC_Decode, 190, 16, 14, // Opcode: LiRxImmX16
242
/* 366 */     MCD_OPC_FilterValue, 14, 23, 0, 0, // Skip to: 394
243
/* 371 */     MCD_OPC_CheckPredicate, 0, 151, 0, 0, // Skip to: 527
244
/* 376 */     MCD_OPC_CheckField, 27, 5, 30, 144, 0, 0, // Skip to: 527
245
/* 383 */     MCD_OPC_CheckField, 5, 3, 0, 137, 0, 0, // Skip to: 527
246
/* 390 */     MCD_OPC_Decode, 190, 11, 14, // Opcode: CmpiRxImmX16
247
/* 394 */     MCD_OPC_FilterValue, 18, 16, 0, 0, // Skip to: 415
248
/* 399 */     MCD_OPC_CheckPredicate, 0, 123, 0, 0, // Skip to: 527
249
/* 404 */     MCD_OPC_CheckField, 27, 5, 30, 116, 0, 0, // Skip to: 527
250
/* 411 */     MCD_OPC_Decode, 194, 16, 19, // Opcode: LwRxSpImmX16
251
/* 415 */     MCD_OPC_FilterValue, 22, 23, 0, 0, // Skip to: 443
252
/* 420 */     MCD_OPC_CheckPredicate, 0, 102, 0, 0, // Skip to: 527
253
/* 425 */     MCD_OPC_CheckField, 27, 5, 30, 95, 0, 0, // Skip to: 527
254
/* 432 */     MCD_OPC_CheckField, 5, 3, 0, 88, 0, 0, // Skip to: 527
255
/* 439 */     MCD_OPC_Decode, 192, 16, 20, // Opcode: LwRxPcTcpX16
256
/* 443 */     MCD_OPC_FilterValue, 24, 16, 0, 0, // Skip to: 464
257
/* 448 */     MCD_OPC_CheckPredicate, 0, 74, 0, 0, // Skip to: 527
258
/* 453 */     MCD_OPC_CheckField, 27, 5, 30, 67, 0, 0, // Skip to: 527
259
/* 460 */     MCD_OPC_Decode, 188, 23, 19, // Opcode: SbRxRyOffMemX16
260
/* 464 */     MCD_OPC_FilterValue, 25, 16, 0, 0, // Skip to: 485
261
/* 469 */     MCD_OPC_CheckPredicate, 0, 53, 0, 0, // Skip to: 527
262
/* 474 */     MCD_OPC_CheckField, 27, 5, 30, 46, 0, 0, // Skip to: 527
263
/* 481 */     MCD_OPC_Decode, 191, 23, 19, // Opcode: ShRxRyOffMemX16
264
/* 485 */     MCD_OPC_FilterValue, 26, 16, 0, 0, // Skip to: 506
265
/* 490 */     MCD_OPC_CheckPredicate, 0, 32, 0, 0, // Skip to: 527
266
/* 495 */     MCD_OPC_CheckField, 27, 5, 30, 25, 0, 0, // Skip to: 527
267
/* 502 */     MCD_OPC_Decode, 206, 23, 19, // Opcode: SwRxSpImmX16
268
/* 506 */     MCD_OPC_FilterValue, 27, 16, 0, 0, // Skip to: 527
269
/* 511 */     MCD_OPC_CheckPredicate, 0, 11, 0, 0, // Skip to: 527
270
/* 516 */     MCD_OPC_CheckField, 27, 5, 30, 4, 0, 0, // Skip to: 527
271
/* 523 */     MCD_OPC_Decode, 205, 23, 19, // Opcode: SwRxRyOffMemX16
272
/* 527 */     MCD_OPC_Fail,
273
  0
274
};
275
276
static const uint8_t DecoderTableCOP3_32[] = {
277
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
278
/* 3 */       MCD_OPC_FilterValue, 51, 9, 0, 0, // Skip to: 17
279
/* 8 */       MCD_OPC_CheckPredicate, 1, 46, 0, 0, // Skip to: 59
280
/* 13 */      MCD_OPC_Decode, 141, 16, 21, // Opcode: LWC3
281
/* 17 */      MCD_OPC_FilterValue, 55, 9, 0, 0, // Skip to: 31
282
/* 22 */      MCD_OPC_CheckPredicate, 2, 32, 0, 0, // Skip to: 59
283
/* 27 */      MCD_OPC_Decode, 188, 15, 21, // Opcode: LDC3
284
/* 31 */      MCD_OPC_FilterValue, 59, 9, 0, 0, // Skip to: 45
285
/* 36 */      MCD_OPC_CheckPredicate, 1, 18, 0, 0, // Skip to: 59
286
/* 41 */      MCD_OPC_Decode, 139, 23, 21, // Opcode: SWC3
287
/* 45 */      MCD_OPC_FilterValue, 63, 9, 0, 0, // Skip to: 59
288
/* 50 */      MCD_OPC_CheckPredicate, 2, 4, 0, 0, // Skip to: 59
289
/* 55 */      MCD_OPC_Decode, 235, 20, 21, // Opcode: SDC3
290
/* 59 */      MCD_OPC_Fail,
291
  0
292
};
293
294
static const uint8_t DecoderTableCnMips32[] = {
295
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
296
/* 3 */       MCD_OPC_FilterValue, 18, 31, 0, 0, // Skip to: 39
297
/* 8 */       MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
298
/* 11 */      MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 25
299
/* 16 */      MCD_OPC_CheckPredicate, 3, 239, 1, 0, // Skip to: 516
300
/* 21 */      MCD_OPC_Decode, 240, 11, 22, // Opcode: DMFC2_OCTEON
301
/* 25 */      MCD_OPC_FilterValue, 5, 230, 1, 0, // Skip to: 516
302
/* 30 */      MCD_OPC_CheckPredicate, 3, 225, 1, 0, // Skip to: 516
303
/* 35 */      MCD_OPC_Decode, 248, 11, 22, // Opcode: DMTC2_OCTEON
304
/* 39 */      MCD_OPC_FilterValue, 28, 160, 1, 0, // Skip to: 460
305
/* 44 */      MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
306
/* 47 */      MCD_OPC_FilterValue, 3, 16, 0, 0, // Skip to: 68
307
/* 52 */      MCD_OPC_CheckPredicate, 3, 203, 1, 0, // Skip to: 516
308
/* 57 */      MCD_OPC_CheckField, 6, 5, 0, 196, 1, 0, // Skip to: 516
309
/* 64 */      MCD_OPC_Decode, 253, 11, 23, // Opcode: DMUL
310
/* 68 */      MCD_OPC_FilterValue, 8, 16, 0, 0, // Skip to: 89
311
/* 73 */      MCD_OPC_CheckPredicate, 3, 182, 1, 0, // Skip to: 516
312
/* 78 */      MCD_OPC_CheckField, 6, 15, 0, 175, 1, 0, // Skip to: 516
313
/* 85 */      MCD_OPC_Decode, 191, 18, 24, // Opcode: MTM0
314
/* 89 */      MCD_OPC_FilterValue, 9, 16, 0, 0, // Skip to: 110
315
/* 94 */      MCD_OPC_CheckPredicate, 3, 161, 1, 0, // Skip to: 516
316
/* 99 */      MCD_OPC_CheckField, 6, 15, 0, 154, 1, 0, // Skip to: 516
317
/* 106 */     MCD_OPC_Decode, 194, 18, 24, // Opcode: MTP0
318
/* 110 */     MCD_OPC_FilterValue, 10, 16, 0, 0, // Skip to: 131
319
/* 115 */     MCD_OPC_CheckPredicate, 3, 140, 1, 0, // Skip to: 516
320
/* 120 */     MCD_OPC_CheckField, 6, 15, 0, 133, 1, 0, // Skip to: 516
321
/* 127 */     MCD_OPC_Decode, 195, 18, 24, // Opcode: MTP1
322
/* 131 */     MCD_OPC_FilterValue, 11, 16, 0, 0, // Skip to: 152
323
/* 136 */     MCD_OPC_CheckPredicate, 3, 119, 1, 0, // Skip to: 516
324
/* 141 */     MCD_OPC_CheckField, 6, 15, 0, 112, 1, 0, // Skip to: 516
325
/* 148 */     MCD_OPC_Decode, 196, 18, 24, // Opcode: MTP2
326
/* 152 */     MCD_OPC_FilterValue, 12, 16, 0, 0, // Skip to: 173
327
/* 157 */     MCD_OPC_CheckPredicate, 3, 98, 1, 0, // Skip to: 516
328
/* 162 */     MCD_OPC_CheckField, 6, 15, 0, 91, 1, 0, // Skip to: 516
329
/* 169 */     MCD_OPC_Decode, 192, 18, 24, // Opcode: MTM1
330
/* 173 */     MCD_OPC_FilterValue, 13, 16, 0, 0, // Skip to: 194
331
/* 178 */     MCD_OPC_CheckPredicate, 3, 77, 1, 0, // Skip to: 516
332
/* 183 */     MCD_OPC_CheckField, 6, 15, 0, 70, 1, 0, // Skip to: 516
333
/* 190 */     MCD_OPC_Decode, 193, 18, 24, // Opcode: MTM2
334
/* 194 */     MCD_OPC_FilterValue, 15, 16, 0, 0, // Skip to: 215
335
/* 199 */     MCD_OPC_CheckPredicate, 3, 56, 1, 0, // Skip to: 516
336
/* 204 */     MCD_OPC_CheckField, 6, 5, 0, 49, 1, 0, // Skip to: 516
337
/* 211 */     MCD_OPC_Decode, 156, 24, 23, // Opcode: VMULU
338
/* 215 */     MCD_OPC_FilterValue, 16, 16, 0, 0, // Skip to: 236
339
/* 220 */     MCD_OPC_CheckPredicate, 3, 35, 1, 0, // Skip to: 516
340
/* 225 */     MCD_OPC_CheckField, 6, 5, 0, 28, 1, 0, // Skip to: 516
341
/* 232 */     MCD_OPC_Decode, 155, 24, 23, // Opcode: VMM0
342
/* 236 */     MCD_OPC_FilterValue, 17, 16, 0, 0, // Skip to: 257
343
/* 241 */     MCD_OPC_CheckPredicate, 3, 14, 1, 0, // Skip to: 516
344
/* 246 */     MCD_OPC_CheckField, 6, 5, 0, 7, 1, 0, // Skip to: 516
345
/* 253 */     MCD_OPC_Decode, 154, 24, 23, // Opcode: V3MULU
346
/* 257 */     MCD_OPC_FilterValue, 40, 16, 0, 0, // Skip to: 278
347
/* 262 */     MCD_OPC_CheckPredicate, 3, 249, 0, 0, // Skip to: 516
348
/* 267 */     MCD_OPC_CheckField, 6, 5, 0, 242, 0, 0, // Skip to: 516
349
/* 274 */     MCD_OPC_Decode, 146, 7, 23, // Opcode: BADDu
350
/* 278 */     MCD_OPC_FilterValue, 42, 16, 0, 0, // Skip to: 299
351
/* 283 */     MCD_OPC_CheckPredicate, 3, 228, 0, 0, // Skip to: 516
352
/* 288 */     MCD_OPC_CheckField, 6, 5, 0, 221, 0, 0, // Skip to: 516
353
/* 295 */     MCD_OPC_Decode, 140, 21, 23, // Opcode: SEQ
354
/* 299 */     MCD_OPC_FilterValue, 43, 16, 0, 0, // Skip to: 320
355
/* 304 */     MCD_OPC_CheckPredicate, 3, 207, 0, 0, // Skip to: 516
356
/* 309 */     MCD_OPC_CheckField, 6, 5, 0, 200, 0, 0, // Skip to: 516
357
/* 316 */     MCD_OPC_Decode, 255, 21, 23, // Opcode: SNE
358
/* 320 */     MCD_OPC_FilterValue, 44, 23, 0, 0, // Skip to: 348
359
/* 325 */     MCD_OPC_CheckPredicate, 3, 186, 0, 0, // Skip to: 516
360
/* 330 */     MCD_OPC_CheckField, 16, 5, 0, 179, 0, 0, // Skip to: 516
361
/* 337 */     MCD_OPC_CheckField, 6, 5, 0, 172, 0, 0, // Skip to: 516
362
/* 344 */     MCD_OPC_Decode, 203, 19, 25, // Opcode: POP
363
/* 348 */     MCD_OPC_FilterValue, 45, 23, 0, 0, // Skip to: 376
364
/* 353 */     MCD_OPC_CheckPredicate, 3, 158, 0, 0, // Skip to: 516
365
/* 358 */     MCD_OPC_CheckField, 16, 5, 0, 151, 0, 0, // Skip to: 516
366
/* 365 */     MCD_OPC_CheckField, 6, 5, 0, 144, 0, 0, // Skip to: 516
367
/* 372 */     MCD_OPC_Decode, 158, 12, 26, // Opcode: DPOP
368
/* 376 */     MCD_OPC_FilterValue, 46, 9, 0, 0, // Skip to: 390
369
/* 381 */     MCD_OPC_CheckPredicate, 3, 130, 0, 0, // Skip to: 516
370
/* 386 */     MCD_OPC_Decode, 142, 21, 27, // Opcode: SEQi
371
/* 390 */     MCD_OPC_FilterValue, 47, 9, 0, 0, // Skip to: 404
372
/* 395 */     MCD_OPC_CheckPredicate, 3, 116, 0, 0, // Skip to: 516
373
/* 400 */     MCD_OPC_Decode, 128, 22, 27, // Opcode: SNEi
374
/* 404 */     MCD_OPC_FilterValue, 50, 9, 0, 0, // Skip to: 418
375
/* 409 */     MCD_OPC_CheckPredicate, 4, 102, 0, 0, // Skip to: 516
376
/* 414 */     MCD_OPC_Decode, 148, 9, 28, // Opcode: CINS
377
/* 418 */     MCD_OPC_FilterValue, 51, 9, 0, 0, // Skip to: 432
378
/* 423 */     MCD_OPC_CheckPredicate, 4, 88, 0, 0, // Skip to: 516
379
/* 428 */     MCD_OPC_Decode, 149, 9, 28, // Opcode: CINS32
380
/* 432 */     MCD_OPC_FilterValue, 58, 9, 0, 0, // Skip to: 446
381
/* 437 */     MCD_OPC_CheckPredicate, 4, 74, 0, 0, // Skip to: 516
382
/* 442 */     MCD_OPC_Decode, 252, 12, 28, // Opcode: EXTS
383
/* 446 */     MCD_OPC_FilterValue, 59, 65, 0, 0, // Skip to: 516
384
/* 451 */     MCD_OPC_CheckPredicate, 4, 60, 0, 0, // Skip to: 516
385
/* 456 */     MCD_OPC_Decode, 253, 12, 28, // Opcode: EXTS32
386
/* 460 */     MCD_OPC_FilterValue, 50, 9, 0, 0, // Skip to: 474
387
/* 465 */     MCD_OPC_CheckPredicate, 3, 46, 0, 0, // Skip to: 516
388
/* 470 */     MCD_OPC_Decode, 156, 7, 29, // Opcode: BBIT0
389
/* 474 */     MCD_OPC_FilterValue, 54, 9, 0, 0, // Skip to: 488
390
/* 479 */     MCD_OPC_CheckPredicate, 3, 32, 0, 0, // Skip to: 516
391
/* 484 */     MCD_OPC_Decode, 157, 7, 29, // Opcode: BBIT032
392
/* 488 */     MCD_OPC_FilterValue, 58, 9, 0, 0, // Skip to: 502
393
/* 493 */     MCD_OPC_CheckPredicate, 3, 18, 0, 0, // Skip to: 516
394
/* 498 */     MCD_OPC_Decode, 158, 7, 29, // Opcode: BBIT1
395
/* 502 */     MCD_OPC_FilterValue, 62, 9, 0, 0, // Skip to: 516
396
/* 507 */     MCD_OPC_CheckPredicate, 3, 4, 0, 0, // Skip to: 516
397
/* 512 */     MCD_OPC_Decode, 159, 7, 29, // Opcode: BBIT132
398
/* 516 */     MCD_OPC_Fail,
399
  0
400
};
401
402
static const uint8_t DecoderTableCnMipsP32[] = {
403
/* 0 */       MCD_OPC_ExtractField, 0, 16,  // Inst{15-0} ...
404
/* 3 */       MCD_OPC_FilterValue, 24, 16, 0, 0, // Skip to: 24
405
/* 8 */       MCD_OPC_CheckPredicate, 5, 32, 0, 0, // Skip to: 45
406
/* 13 */      MCD_OPC_CheckField, 26, 6, 28, 25, 0, 0, // Skip to: 45
407
/* 20 */      MCD_OPC_Decode, 181, 20, 30, // Opcode: SAA
408
/* 24 */      MCD_OPC_FilterValue, 25, 16, 0, 0, // Skip to: 45
409
/* 29 */      MCD_OPC_CheckPredicate, 5, 11, 0, 0, // Skip to: 45
410
/* 34 */      MCD_OPC_CheckField, 26, 6, 28, 4, 0, 0, // Skip to: 45
411
/* 41 */      MCD_OPC_Decode, 182, 20, 30, // Opcode: SAAD
412
/* 45 */      MCD_OPC_Fail,
413
  0
414
};
415
416
static const uint8_t DecoderTableMicroMips16[] = {
417
/* 0 */       MCD_OPC_ExtractField, 10, 6,  // Inst{15-10} ...
418
/* 3 */       MCD_OPC_FilterValue, 1, 31, 0, 0, // Skip to: 39
419
/* 8 */       MCD_OPC_ExtractField, 0, 1,  // Inst{0} ...
420
/* 11 */      MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 25
421
/* 16 */      MCD_OPC_CheckPredicate, 6, 114, 2, 0, // Skip to: 647
422
/* 21 */      MCD_OPC_Decode, 170, 6, 31, // Opcode: ADDU16_MM
423
/* 25 */      MCD_OPC_FilterValue, 1, 105, 2, 0, // Skip to: 647
424
/* 30 */      MCD_OPC_CheckPredicate, 6, 100, 2, 0, // Skip to: 647
425
/* 35 */      MCD_OPC_Decode, 223, 22, 31, // Opcode: SUBU16_MM
426
/* 39 */      MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 53
427
/* 44 */      MCD_OPC_CheckPredicate, 7, 86, 2, 0, // Skip to: 647
428
/* 49 */      MCD_OPC_Decode, 160, 15, 32, // Opcode: LBU16_MM
429
/* 53 */      MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 67
430
/* 58 */      MCD_OPC_CheckPredicate, 6, 72, 2, 0, // Skip to: 647
431
/* 63 */      MCD_OPC_Decode, 208, 17, 33, // Opcode: MOVE16_MM
432
/* 67 */      MCD_OPC_FilterValue, 9, 31, 0, 0, // Skip to: 103
433
/* 72 */      MCD_OPC_ExtractField, 0, 1,  // Inst{0} ...
434
/* 75 */      MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 89
435
/* 80 */      MCD_OPC_CheckPredicate, 6, 50, 2, 0, // Skip to: 647
436
/* 85 */      MCD_OPC_Decode, 220, 21, 34, // Opcode: SLL16_MM
437
/* 89 */      MCD_OPC_FilterValue, 1, 41, 2, 0, // Skip to: 647
438
/* 94 */      MCD_OPC_CheckPredicate, 6, 36, 2, 0, // Skip to: 647
439
/* 99 */      MCD_OPC_Decode, 161, 22, 34, // Opcode: SRL16_MM
440
/* 103 */     MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 117
441
/* 108 */     MCD_OPC_CheckPredicate, 7, 22, 2, 0, // Skip to: 647
442
/* 113 */     MCD_OPC_Decode, 212, 15, 32, // Opcode: LHU16_MM
443
/* 117 */     MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 131
444
/* 122 */     MCD_OPC_CheckPredicate, 6, 8, 2, 0, // Skip to: 647
445
/* 127 */     MCD_OPC_Decode, 221, 6, 35, // Opcode: ANDI16_MM
446
/* 131 */     MCD_OPC_FilterValue, 17, 8, 1, 0, // Skip to: 400
447
/* 136 */     MCD_OPC_ExtractField, 6, 4,  // Inst{9-6} ...
448
/* 139 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 153
449
/* 144 */     MCD_OPC_CheckPredicate, 6, 242, 1, 0, // Skip to: 647
450
/* 149 */     MCD_OPC_Decode, 158, 19, 36, // Opcode: NOT16_MM
451
/* 153 */     MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 167
452
/* 158 */     MCD_OPC_CheckPredicate, 6, 228, 1, 0, // Skip to: 647
453
/* 163 */     MCD_OPC_Decode, 173, 24, 37, // Opcode: XOR16_MM
454
/* 167 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 181
455
/* 172 */     MCD_OPC_CheckPredicate, 6, 214, 1, 0, // Skip to: 647
456
/* 177 */     MCD_OPC_Decode, 217, 6, 37, // Opcode: AND16_MM
457
/* 181 */     MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 195
458
/* 186 */     MCD_OPC_CheckPredicate, 6, 200, 1, 0, // Skip to: 647
459
/* 191 */     MCD_OPC_Decode, 164, 19, 37, // Opcode: OR16_MM
460
/* 195 */     MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 209
461
/* 200 */     MCD_OPC_CheckPredicate, 6, 186, 1, 0, // Skip to: 647
462
/* 205 */     MCD_OPC_Decode, 154, 16, 38, // Opcode: LWM16_MM
463
/* 209 */     MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 223
464
/* 214 */     MCD_OPC_CheckPredicate, 6, 172, 1, 0, // Skip to: 647
465
/* 219 */     MCD_OPC_Decode, 151, 23, 38, // Opcode: SWM16_MM
466
/* 223 */     MCD_OPC_FilterValue, 6, 31, 0, 0, // Skip to: 259
467
/* 228 */     MCD_OPC_ExtractField, 5, 1,  // Inst{5} ...
468
/* 231 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 245
469
/* 236 */     MCD_OPC_CheckPredicate, 6, 150, 1, 0, // Skip to: 647
470
/* 241 */     MCD_OPC_Decode, 133, 15, 39, // Opcode: JR16_MM
471
/* 245 */     MCD_OPC_FilterValue, 1, 141, 1, 0, // Skip to: 647
472
/* 250 */     MCD_OPC_CheckPredicate, 6, 136, 1, 0, // Skip to: 647
473
/* 255 */     MCD_OPC_Decode, 136, 15, 39, // Opcode: JRC16_MM
474
/* 259 */     MCD_OPC_FilterValue, 7, 31, 0, 0, // Skip to: 295
475
/* 264 */     MCD_OPC_ExtractField, 5, 1,  // Inst{5} ...
476
/* 267 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 281
477
/* 272 */     MCD_OPC_CheckPredicate, 6, 114, 1, 0, // Skip to: 647
478
/* 277 */     MCD_OPC_Decode, 237, 14, 39, // Opcode: JALR16_MM
479
/* 281 */     MCD_OPC_FilterValue, 1, 105, 1, 0, // Skip to: 647
480
/* 286 */     MCD_OPC_CheckPredicate, 6, 100, 1, 0, // Skip to: 647
481
/* 291 */     MCD_OPC_Decode, 245, 14, 39, // Opcode: JALRS16_MM
482
/* 295 */     MCD_OPC_FilterValue, 8, 16, 0, 0, // Skip to: 316
483
/* 300 */     MCD_OPC_CheckPredicate, 6, 86, 1, 0, // Skip to: 647
484
/* 305 */     MCD_OPC_CheckField, 5, 1, 0, 79, 1, 0, // Skip to: 647
485
/* 312 */     MCD_OPC_Decode, 151, 17, 39, // Opcode: MFHI16_MM
486
/* 316 */     MCD_OPC_FilterValue, 9, 16, 0, 0, // Skip to: 337
487
/* 321 */     MCD_OPC_CheckPredicate, 6, 65, 1, 0, // Skip to: 647
488
/* 326 */     MCD_OPC_CheckField, 5, 1, 0, 58, 1, 0, // Skip to: 647
489
/* 333 */     MCD_OPC_Decode, 157, 17, 39, // Opcode: MFLO16_MM
490
/* 337 */     MCD_OPC_FilterValue, 10, 16, 0, 0, // Skip to: 358
491
/* 342 */     MCD_OPC_CheckPredicate, 6, 44, 1, 0, // Skip to: 647
492
/* 347 */     MCD_OPC_CheckField, 4, 2, 0, 37, 1, 0, // Skip to: 647
493
/* 354 */     MCD_OPC_Decode, 212, 8, 40, // Opcode: BREAK16_MM
494
/* 358 */     MCD_OPC_FilterValue, 11, 16, 0, 0, // Skip to: 379
495
/* 363 */     MCD_OPC_CheckPredicate, 6, 23, 1, 0, // Skip to: 647
496
/* 368 */     MCD_OPC_CheckField, 4, 2, 0, 16, 1, 0, // Skip to: 647
497
/* 375 */     MCD_OPC_Decode, 220, 20, 40, // Opcode: SDBBP16_MM
498
/* 379 */     MCD_OPC_FilterValue, 12, 7, 1, 0, // Skip to: 647
499
/* 384 */     MCD_OPC_CheckPredicate, 6, 2, 1, 0, // Skip to: 647
500
/* 389 */     MCD_OPC_CheckField, 5, 1, 0, 251, 0, 0, // Skip to: 647
501
/* 396 */     MCD_OPC_Decode, 135, 15, 41, // Opcode: JRADDIUSP
502
/* 400 */     MCD_OPC_FilterValue, 18, 9, 0, 0, // Skip to: 414
503
/* 405 */     MCD_OPC_CheckPredicate, 7, 237, 0, 0, // Skip to: 647
504
/* 410 */     MCD_OPC_Decode, 168, 16, 42, // Opcode: LWSP_MM
505
/* 414 */     MCD_OPC_FilterValue, 19, 31, 0, 0, // Skip to: 450
506
/* 419 */     MCD_OPC_ExtractField, 0, 1,  // Inst{0} ...
507
/* 422 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 436
508
/* 427 */     MCD_OPC_CheckPredicate, 7, 215, 0, 0, // Skip to: 647
509
/* 432 */     MCD_OPC_Decode, 137, 6, 43, // Opcode: ADDIUS5_MM
510
/* 436 */     MCD_OPC_FilterValue, 1, 206, 0, 0, // Skip to: 647
511
/* 441 */     MCD_OPC_CheckPredicate, 7, 201, 0, 0, // Skip to: 647
512
/* 446 */     MCD_OPC_Decode, 138, 6, 44, // Opcode: ADDIUSP_MM
513
/* 450 */     MCD_OPC_FilterValue, 25, 9, 0, 0, // Skip to: 464
514
/* 455 */     MCD_OPC_CheckPredicate, 7, 187, 0, 0, // Skip to: 647
515
/* 460 */     MCD_OPC_Decode, 147, 16, 45, // Opcode: LWGP_MM
516
/* 464 */     MCD_OPC_FilterValue, 26, 9, 0, 0, // Skip to: 478
517
/* 469 */     MCD_OPC_CheckPredicate, 7, 173, 0, 0, // Skip to: 647
518
/* 474 */     MCD_OPC_Decode, 132, 16, 32, // Opcode: LW16_MM
519
/* 478 */     MCD_OPC_FilterValue, 27, 31, 0, 0, // Skip to: 514
520
/* 483 */     MCD_OPC_ExtractField, 0, 1,  // Inst{0} ...
521
/* 486 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 500
522
/* 491 */     MCD_OPC_CheckPredicate, 7, 151, 0, 0, // Skip to: 647
523
/* 496 */     MCD_OPC_Decode, 134, 6, 46, // Opcode: ADDIUR2_MM
524
/* 500 */     MCD_OPC_FilterValue, 1, 142, 0, 0, // Skip to: 647
525
/* 505 */     MCD_OPC_CheckPredicate, 7, 137, 0, 0, // Skip to: 647
526
/* 510 */     MCD_OPC_Decode, 132, 6, 47, // Opcode: ADDIUR1SP_MM
527
/* 514 */     MCD_OPC_FilterValue, 33, 16, 0, 0, // Skip to: 535
528
/* 519 */     MCD_OPC_CheckPredicate, 6, 123, 0, 0, // Skip to: 647
529
/* 524 */     MCD_OPC_CheckField, 0, 1, 0, 116, 0, 0, // Skip to: 647
530
/* 531 */     MCD_OPC_Decode, 212, 17, 48, // Opcode: MOVEP_MM
531
/* 535 */     MCD_OPC_FilterValue, 34, 9, 0, 0, // Skip to: 549
532
/* 540 */     MCD_OPC_CheckPredicate, 6, 102, 0, 0, // Skip to: 647
533
/* 545 */     MCD_OPC_Decode, 194, 20, 32, // Opcode: SB16_MM
534
/* 549 */     MCD_OPC_FilterValue, 35, 9, 0, 0, // Skip to: 563
535
/* 554 */     MCD_OPC_CheckPredicate, 6, 88, 0, 0, // Skip to: 647
536
/* 559 */     MCD_OPC_Decode, 198, 7, 49, // Opcode: BEQZ16_MM
537
/* 563 */     MCD_OPC_FilterValue, 42, 9, 0, 0, // Skip to: 577
538
/* 568 */     MCD_OPC_CheckPredicate, 6, 74, 0, 0, // Skip to: 647
539
/* 573 */     MCD_OPC_Decode, 144, 21, 32, // Opcode: SH16_MM
540
/* 577 */     MCD_OPC_FilterValue, 43, 9, 0, 0, // Skip to: 591
541
/* 582 */     MCD_OPC_CheckPredicate, 6, 60, 0, 0, // Skip to: 647
542
/* 587 */     MCD_OPC_Decode, 188, 8, 49, // Opcode: BNEZ16_MM
543
/* 591 */     MCD_OPC_FilterValue, 50, 9, 0, 0, // Skip to: 605
544
/* 596 */     MCD_OPC_CheckPredicate, 6, 46, 0, 0, // Skip to: 647
545
/* 601 */     MCD_OPC_Decode, 163, 23, 42, // Opcode: SWSP_MM
546
/* 605 */     MCD_OPC_FilterValue, 51, 9, 0, 0, // Skip to: 619
547
/* 610 */     MCD_OPC_CheckPredicate, 7, 32, 0, 0, // Skip to: 647
548
/* 615 */     MCD_OPC_Decode, 145, 7, 50, // Opcode: B16_MM
549
/* 619 */     MCD_OPC_FilterValue, 58, 9, 0, 0, // Skip to: 633
550
/* 624 */     MCD_OPC_CheckPredicate, 6, 18, 0, 0, // Skip to: 647
551
/* 629 */     MCD_OPC_Decode, 129, 23, 32, // Opcode: SW16_MM
552
/* 633 */     MCD_OPC_FilterValue, 59, 9, 0, 0, // Skip to: 647
553
/* 638 */     MCD_OPC_CheckPredicate, 6, 4, 0, 0, // Skip to: 647
554
/* 643 */     MCD_OPC_Decode, 231, 15, 51, // Opcode: LI16_MM
555
/* 647 */     MCD_OPC_Fail,
556
  0
557
};
558
559
static const uint8_t DecoderTableMicroMips32[] = {
560
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
561
/* 3 */       MCD_OPC_FilterValue, 0, 238, 14, 0, // Skip to: 3830
562
/* 8 */       MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
563
/* 11 */      MCD_OPC_FilterValue, 0, 104, 0, 0, // Skip to: 120
564
/* 16 */      MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
565
/* 19 */      MCD_OPC_FilterValue, 0, 54, 0, 0, // Skip to: 78
566
/* 24 */      MCD_OPC_ExtractField, 11, 15,  // Inst{25-11} ...
567
/* 27 */      MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 41
568
/* 32 */      MCD_OPC_CheckPredicate, 7, 32, 0, 0, // Skip to: 69
569
/* 37 */      MCD_OPC_Decode, 186, 22, 10, // Opcode: SSNOP_MM
570
/* 41 */      MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 55
571
/* 46 */      MCD_OPC_CheckPredicate, 7, 18, 0, 0, // Skip to: 69
572
/* 51 */      MCD_OPC_Decode, 207, 12, 10, // Opcode: EHB_MM
573
/* 55 */      MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 69
574
/* 60 */      MCD_OPC_CheckPredicate, 7, 4, 0, 0, // Skip to: 69
575
/* 65 */      MCD_OPC_Decode, 182, 19, 10, // Opcode: PAUSE_MM
576
/* 69 */      MCD_OPC_CheckPredicate, 7, 101, 25, 0, // Skip to: 6575
577
/* 74 */      MCD_OPC_Decode, 235, 21, 52, // Opcode: SLL_MM
578
/* 78 */      MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 92
579
/* 83 */      MCD_OPC_CheckPredicate, 7, 87, 25, 0, // Skip to: 6575
580
/* 88 */      MCD_OPC_Decode, 182, 22, 52, // Opcode: SRL_MM
581
/* 92 */      MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 106
582
/* 97 */      MCD_OPC_CheckPredicate, 7, 73, 25, 0, // Skip to: 6575
583
/* 102 */     MCD_OPC_Decode, 157, 22, 52, // Opcode: SRA_MM
584
/* 106 */     MCD_OPC_FilterValue, 3, 64, 25, 0, // Skip to: 6575
585
/* 111 */     MCD_OPC_CheckPredicate, 7, 59, 25, 0, // Skip to: 6575
586
/* 116 */     MCD_OPC_Decode, 159, 20, 52, // Opcode: ROTR_MM
587
/* 120 */     MCD_OPC_FilterValue, 5, 227, 0, 0, // Skip to: 352
588
/* 125 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
589
/* 128 */     MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 149
590
/* 133 */     MCD_OPC_CheckPredicate, 8, 37, 25, 0, // Skip to: 6575
591
/* 138 */     MCD_OPC_CheckField, 11, 5, 0, 30, 25, 0, // Skip to: 6575
592
/* 145 */     MCD_OPC_Decode, 221, 9, 53, // Opcode: CMP_EQ_PH_MM
593
/* 149 */     MCD_OPC_FilterValue, 1, 16, 0, 0, // Skip to: 170
594
/* 154 */     MCD_OPC_CheckPredicate, 8, 16, 25, 0, // Skip to: 6575
595
/* 159 */     MCD_OPC_CheckField, 11, 5, 0, 9, 25, 0, // Skip to: 6575
596
/* 166 */     MCD_OPC_Decode, 235, 9, 53, // Opcode: CMP_LT_PH_MM
597
/* 170 */     MCD_OPC_FilterValue, 2, 16, 0, 0, // Skip to: 191
598
/* 175 */     MCD_OPC_CheckPredicate, 8, 251, 24, 0, // Skip to: 6575
599
/* 180 */     MCD_OPC_CheckField, 11, 5, 0, 244, 24, 0, // Skip to: 6575
600
/* 187 */     MCD_OPC_Decode, 229, 9, 53, // Opcode: CMP_LE_PH_MM
601
/* 191 */     MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 205
602
/* 196 */     MCD_OPC_CheckPredicate, 9, 230, 24, 0, // Skip to: 6575
603
/* 201 */     MCD_OPC_Decode, 199, 9, 54, // Opcode: CMPGDU_EQ_QB_MMR2
604
/* 205 */     MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 219
605
/* 210 */     MCD_OPC_CheckPredicate, 9, 216, 24, 0, // Skip to: 6575
606
/* 215 */     MCD_OPC_Decode, 203, 9, 54, // Opcode: CMPGDU_LT_QB_MMR2
607
/* 219 */     MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 233
608
/* 224 */     MCD_OPC_CheckPredicate, 9, 202, 24, 0, // Skip to: 6575
609
/* 229 */     MCD_OPC_Decode, 201, 9, 54, // Opcode: CMPGDU_LE_QB_MMR2
610
/* 233 */     MCD_OPC_FilterValue, 9, 16, 0, 0, // Skip to: 254
611
/* 238 */     MCD_OPC_CheckPredicate, 8, 188, 24, 0, // Skip to: 6575
612
/* 243 */     MCD_OPC_CheckField, 11, 5, 0, 181, 24, 0, // Skip to: 6575
613
/* 250 */     MCD_OPC_Decode, 211, 9, 53, // Opcode: CMPU_EQ_QB_MM
614
/* 254 */     MCD_OPC_FilterValue, 10, 16, 0, 0, // Skip to: 275
615
/* 259 */     MCD_OPC_CheckPredicate, 8, 167, 24, 0, // Skip to: 6575
616
/* 264 */     MCD_OPC_CheckField, 11, 5, 0, 160, 24, 0, // Skip to: 6575
617
/* 271 */     MCD_OPC_Decode, 215, 9, 53, // Opcode: CMPU_LT_QB_MM
618
/* 275 */     MCD_OPC_FilterValue, 11, 16, 0, 0, // Skip to: 296
619
/* 280 */     MCD_OPC_CheckPredicate, 8, 146, 24, 0, // Skip to: 6575
620
/* 285 */     MCD_OPC_CheckField, 11, 5, 0, 139, 24, 0, // Skip to: 6575
621
/* 292 */     MCD_OPC_Decode, 213, 9, 53, // Opcode: CMPU_LE_QB_MM
622
/* 296 */     MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 310
623
/* 301 */     MCD_OPC_CheckPredicate, 8, 125, 24, 0, // Skip to: 6575
624
/* 306 */     MCD_OPC_Decode, 154, 6, 55, // Opcode: ADDQ_S_W_MM
625
/* 310 */     MCD_OPC_FilterValue, 13, 9, 0, 0, // Skip to: 324
626
/* 315 */     MCD_OPC_CheckPredicate, 8, 111, 24, 0, // Skip to: 6575
627
/* 320 */     MCD_OPC_Decode, 206, 22, 55, // Opcode: SUBQ_S_W_MM
628
/* 324 */     MCD_OPC_FilterValue, 14, 9, 0, 0, // Skip to: 338
629
/* 329 */     MCD_OPC_CheckPredicate, 8, 97, 24, 0, // Skip to: 6575
630
/* 334 */     MCD_OPC_Decode, 157, 6, 55, // Opcode: ADDSC_MM
631
/* 338 */     MCD_OPC_FilterValue, 15, 88, 24, 0, // Skip to: 6575
632
/* 343 */     MCD_OPC_CheckPredicate, 8, 83, 24, 0, // Skip to: 6575
633
/* 348 */     MCD_OPC_Decode, 194, 6, 55, // Opcode: ADDWC_MM
634
/* 352 */     MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 366
635
/* 357 */     MCD_OPC_CheckPredicate, 7, 69, 24, 0, // Skip to: 6575
636
/* 362 */     MCD_OPC_Decode, 215, 8, 56, // Opcode: BREAK_MM
637
/* 366 */     MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 380
638
/* 371 */     MCD_OPC_CheckPredicate, 6, 55, 24, 0, // Skip to: 6575
639
/* 376 */     MCD_OPC_Decode, 231, 14, 57, // Opcode: INS_MM
640
/* 380 */     MCD_OPC_FilterValue, 13, 167, 1, 0, // Skip to: 808
641
/* 385 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
642
/* 388 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 402
643
/* 393 */     MCD_OPC_CheckPredicate, 8, 33, 24, 0, // Skip to: 6575
644
/* 398 */     MCD_OPC_Decode, 150, 6, 58, // Opcode: ADDQ_PH_MM
645
/* 402 */     MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 416
646
/* 407 */     MCD_OPC_CheckPredicate, 9, 19, 24, 0, // Skip to: 6575
647
/* 412 */     MCD_OPC_Decode, 142, 6, 58, // Opcode: ADDQH_PH_MMR2
648
/* 416 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 430
649
/* 421 */     MCD_OPC_CheckPredicate, 9, 5, 24, 0, // Skip to: 6575
650
/* 426 */     MCD_OPC_Decode, 148, 6, 55, // Opcode: ADDQH_W_MMR2
651
/* 430 */     MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 444
652
/* 435 */     MCD_OPC_CheckPredicate, 8, 247, 23, 0, // Skip to: 6575
653
/* 440 */     MCD_OPC_Decode, 180, 6, 58, // Opcode: ADDU_QB_MM
654
/* 444 */     MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 458
655
/* 449 */     MCD_OPC_CheckPredicate, 9, 233, 23, 0, // Skip to: 6575
656
/* 454 */     MCD_OPC_Decode, 178, 6, 58, // Opcode: ADDU_PH_MMR2
657
/* 458 */     MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 472
658
/* 463 */     MCD_OPC_CheckPredicate, 9, 219, 23, 0, // Skip to: 6575
659
/* 468 */     MCD_OPC_Decode, 173, 6, 58, // Opcode: ADDUH_QB_MMR2
660
/* 472 */     MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 486
661
/* 477 */     MCD_OPC_CheckPredicate, 8, 205, 23, 0, // Skip to: 6575
662
/* 482 */     MCD_OPC_Decode, 175, 21, 59, // Opcode: SHRAV_PH_MM
663
/* 486 */     MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 500
664
/* 491 */     MCD_OPC_CheckPredicate, 9, 191, 23, 0, // Skip to: 6575
665
/* 496 */     MCD_OPC_Decode, 177, 21, 59, // Opcode: SHRAV_QB_MMR2
666
/* 500 */     MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 514
667
/* 505 */     MCD_OPC_CheckPredicate, 8, 177, 23, 0, // Skip to: 6575
668
/* 510 */     MCD_OPC_Decode, 202, 22, 58, // Opcode: SUBQ_PH_MM
669
/* 514 */     MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 528
670
/* 519 */     MCD_OPC_CheckPredicate, 9, 163, 23, 0, // Skip to: 6575
671
/* 524 */     MCD_OPC_Decode, 194, 22, 58, // Opcode: SUBQH_PH_MMR2
672
/* 528 */     MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 542
673
/* 533 */     MCD_OPC_CheckPredicate, 9, 149, 23, 0, // Skip to: 6575
674
/* 538 */     MCD_OPC_Decode, 200, 22, 55, // Opcode: SUBQH_W_MMR2
675
/* 542 */     MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 556
676
/* 547 */     MCD_OPC_CheckPredicate, 8, 135, 23, 0, // Skip to: 6575
677
/* 552 */     MCD_OPC_Decode, 233, 22, 58, // Opcode: SUBU_QB_MM
678
/* 556 */     MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 570
679
/* 561 */     MCD_OPC_CheckPredicate, 9, 121, 23, 0, // Skip to: 6575
680
/* 566 */     MCD_OPC_Decode, 231, 22, 58, // Opcode: SUBU_PH_MMR2
681
/* 570 */     MCD_OPC_FilterValue, 13, 9, 0, 0, // Skip to: 584
682
/* 575 */     MCD_OPC_CheckPredicate, 9, 107, 23, 0, // Skip to: 6575
683
/* 580 */     MCD_OPC_Decode, 226, 22, 58, // Opcode: SUBUH_QB_MMR2
684
/* 584 */     MCD_OPC_FilterValue, 15, 9, 0, 0, // Skip to: 598
685
/* 589 */     MCD_OPC_CheckPredicate, 9, 93, 23, 0, // Skip to: 6575
686
/* 594 */     MCD_OPC_Decode, 235, 19, 60, // Opcode: PRECR_SRA_PH_W_MMR2
687
/* 598 */     MCD_OPC_FilterValue, 16, 9, 0, 0, // Skip to: 612
688
/* 603 */     MCD_OPC_CheckPredicate, 8, 79, 23, 0, // Skip to: 6575
689
/* 608 */     MCD_OPC_Decode, 152, 6, 58, // Opcode: ADDQ_S_PH_MM
690
/* 612 */     MCD_OPC_FilterValue, 17, 9, 0, 0, // Skip to: 626
691
/* 617 */     MCD_OPC_CheckPredicate, 9, 65, 23, 0, // Skip to: 6575
692
/* 622 */     MCD_OPC_Decode, 144, 6, 58, // Opcode: ADDQH_R_PH_MMR2
693
/* 626 */     MCD_OPC_FilterValue, 18, 9, 0, 0, // Skip to: 640
694
/* 631 */     MCD_OPC_CheckPredicate, 9, 51, 23, 0, // Skip to: 6575
695
/* 636 */     MCD_OPC_Decode, 146, 6, 55, // Opcode: ADDQH_R_W_MMR2
696
/* 640 */     MCD_OPC_FilterValue, 19, 9, 0, 0, // Skip to: 654
697
/* 645 */     MCD_OPC_CheckPredicate, 8, 37, 23, 0, // Skip to: 6575
698
/* 650 */     MCD_OPC_Decode, 184, 6, 58, // Opcode: ADDU_S_QB_MM
699
/* 654 */     MCD_OPC_FilterValue, 20, 9, 0, 0, // Skip to: 668
700
/* 659 */     MCD_OPC_CheckPredicate, 9, 23, 23, 0, // Skip to: 6575
701
/* 664 */     MCD_OPC_Decode, 182, 6, 58, // Opcode: ADDU_S_PH_MMR2
702
/* 668 */     MCD_OPC_FilterValue, 21, 9, 0, 0, // Skip to: 682
703
/* 673 */     MCD_OPC_CheckPredicate, 9, 9, 23, 0, // Skip to: 6575
704
/* 678 */     MCD_OPC_Decode, 175, 6, 58, // Opcode: ADDUH_R_QB_MMR2
705
/* 682 */     MCD_OPC_FilterValue, 22, 9, 0, 0, // Skip to: 696
706
/* 687 */     MCD_OPC_CheckPredicate, 8, 251, 22, 0, // Skip to: 6575
707
/* 692 */     MCD_OPC_Decode, 179, 21, 59, // Opcode: SHRAV_R_PH_MM
708
/* 696 */     MCD_OPC_FilterValue, 23, 9, 0, 0, // Skip to: 710
709
/* 701 */     MCD_OPC_CheckPredicate, 9, 237, 22, 0, // Skip to: 6575
710
/* 706 */     MCD_OPC_Decode, 181, 21, 59, // Opcode: SHRAV_R_QB_MMR2
711
/* 710 */     MCD_OPC_FilterValue, 24, 9, 0, 0, // Skip to: 724
712
/* 715 */     MCD_OPC_CheckPredicate, 8, 223, 22, 0, // Skip to: 6575
713
/* 720 */     MCD_OPC_Decode, 204, 22, 58, // Opcode: SUBQ_S_PH_MM
714
/* 724 */     MCD_OPC_FilterValue, 25, 9, 0, 0, // Skip to: 738
715
/* 729 */     MCD_OPC_CheckPredicate, 9, 209, 22, 0, // Skip to: 6575
716
/* 734 */     MCD_OPC_Decode, 196, 22, 58, // Opcode: SUBQH_R_PH_MMR2
717
/* 738 */     MCD_OPC_FilterValue, 26, 9, 0, 0, // Skip to: 752
718
/* 743 */     MCD_OPC_CheckPredicate, 9, 195, 22, 0, // Skip to: 6575
719
/* 748 */     MCD_OPC_Decode, 198, 22, 55, // Opcode: SUBQH_R_W_MMR2
720
/* 752 */     MCD_OPC_FilterValue, 27, 9, 0, 0, // Skip to: 766
721
/* 757 */     MCD_OPC_CheckPredicate, 8, 181, 22, 0, // Skip to: 6575
722
/* 762 */     MCD_OPC_Decode, 237, 22, 58, // Opcode: SUBU_S_QB_MM
723
/* 766 */     MCD_OPC_FilterValue, 28, 9, 0, 0, // Skip to: 780
724
/* 771 */     MCD_OPC_CheckPredicate, 9, 167, 22, 0, // Skip to: 6575
725
/* 776 */     MCD_OPC_Decode, 235, 22, 58, // Opcode: SUBU_S_PH_MMR2
726
/* 780 */     MCD_OPC_FilterValue, 29, 9, 0, 0, // Skip to: 794
727
/* 785 */     MCD_OPC_CheckPredicate, 9, 153, 22, 0, // Skip to: 6575
728
/* 790 */     MCD_OPC_Decode, 228, 22, 58, // Opcode: SUBUH_R_QB_MMR2
729
/* 794 */     MCD_OPC_FilterValue, 31, 144, 22, 0, // Skip to: 6575
730
/* 799 */     MCD_OPC_CheckPredicate, 9, 139, 22, 0, // Skip to: 6575
731
/* 804 */     MCD_OPC_Decode, 237, 19, 60, // Opcode: PRECR_SRA_R_PH_W_MMR2
732
/* 808 */     MCD_OPC_FilterValue, 14, 31, 0, 0, // Skip to: 844
733
/* 813 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
734
/* 816 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 830
735
/* 821 */     MCD_OPC_CheckPredicate, 8, 117, 22, 0, // Skip to: 6575
736
/* 826 */     MCD_OPC_Decode, 159, 21, 59, // Opcode: SHLLV_PH_MM
737
/* 830 */     MCD_OPC_FilterValue, 16, 108, 22, 0, // Skip to: 6575
738
/* 835 */     MCD_OPC_CheckPredicate, 8, 103, 22, 0, // Skip to: 6575
739
/* 840 */     MCD_OPC_Decode, 163, 21, 59, // Opcode: SHLLV_S_PH_MM
740
/* 844 */     MCD_OPC_FilterValue, 16, 213, 0, 0, // Skip to: 1062
741
/* 849 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
742
/* 852 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 866
743
/* 857 */     MCD_OPC_CheckPredicate, 7, 81, 22, 0, // Skip to: 6575
744
/* 862 */     MCD_OPC_Decode, 230, 21, 61, // Opcode: SLLV_MM
745
/* 866 */     MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 880
746
/* 871 */     MCD_OPC_CheckPredicate, 7, 67, 22, 0, // Skip to: 6575
747
/* 876 */     MCD_OPC_Decode, 177, 22, 61, // Opcode: SRLV_MM
748
/* 880 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 894
749
/* 885 */     MCD_OPC_CheckPredicate, 7, 53, 22, 0, // Skip to: 6575
750
/* 890 */     MCD_OPC_Decode, 152, 22, 61, // Opcode: SRAV_MM
751
/* 894 */     MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 908
752
/* 899 */     MCD_OPC_CheckPredicate, 7, 39, 22, 0, // Skip to: 6575
753
/* 904 */     MCD_OPC_Decode, 157, 20, 61, // Opcode: ROTRV_MM
754
/* 908 */     MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 922
755
/* 913 */     MCD_OPC_CheckPredicate, 6, 25, 22, 0, // Skip to: 6575
756
/* 918 */     MCD_OPC_Decode, 199, 6, 55, // Opcode: ADD_MM
757
/* 922 */     MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 936
758
/* 927 */     MCD_OPC_CheckPredicate, 6, 11, 22, 0, // Skip to: 6575
759
/* 932 */     MCD_OPC_Decode, 209, 6, 55, // Opcode: ADDu_MM
760
/* 936 */     MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 950
761
/* 941 */     MCD_OPC_CheckPredicate, 6, 253, 21, 0, // Skip to: 6575
762
/* 946 */     MCD_OPC_Decode, 246, 22, 55, // Opcode: SUB_MM
763
/* 950 */     MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 964
764
/* 955 */     MCD_OPC_CheckPredicate, 6, 239, 21, 0, // Skip to: 6575
765
/* 960 */     MCD_OPC_Decode, 251, 22, 55, // Opcode: SUBu_MM
766
/* 964 */     MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 978
767
/* 969 */     MCD_OPC_CheckPredicate, 6, 225, 21, 0, // Skip to: 6575
768
/* 974 */     MCD_OPC_Decode, 245, 18, 55, // Opcode: MUL_MM
769
/* 978 */     MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 992
770
/* 983 */     MCD_OPC_CheckPredicate, 6, 211, 21, 0, // Skip to: 6575
771
/* 988 */     MCD_OPC_Decode, 227, 6, 55, // Opcode: AND_MM
772
/* 992 */     MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 1006
773
/* 997 */     MCD_OPC_CheckPredicate, 6, 197, 21, 0, // Skip to: 6575
774
/* 1002 */    MCD_OPC_Decode, 171, 19, 55, // Opcode: OR_MM
775
/* 1006 */    MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 1020
776
/* 1011 */    MCD_OPC_CheckPredicate, 6, 183, 21, 0, // Skip to: 6575
777
/* 1016 */    MCD_OPC_Decode, 154, 19, 55, // Opcode: NOR_MM
778
/* 1020 */    MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 1034
779
/* 1025 */    MCD_OPC_CheckPredicate, 6, 169, 21, 0, // Skip to: 6575
780
/* 1030 */    MCD_OPC_Decode, 180, 24, 55, // Opcode: XOR_MM
781
/* 1034 */    MCD_OPC_FilterValue, 13, 9, 0, 0, // Skip to: 1048
782
/* 1039 */    MCD_OPC_CheckPredicate, 7, 155, 21, 0, // Skip to: 6575
783
/* 1044 */    MCD_OPC_Decode, 244, 21, 55, // Opcode: SLT_MM
784
/* 1048 */    MCD_OPC_FilterValue, 14, 146, 21, 0, // Skip to: 6575
785
/* 1053 */    MCD_OPC_CheckPredicate, 7, 141, 21, 0, // Skip to: 6575
786
/* 1058 */    MCD_OPC_Decode, 254, 21, 55, // Opcode: SLTu_MM
787
/* 1062 */    MCD_OPC_FilterValue, 21, 199, 0, 0, // Skip to: 1266
788
/* 1067 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
789
/* 1070 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 1084
790
/* 1075 */    MCD_OPC_CheckPredicate, 8, 119, 21, 0, // Skip to: 6575
791
/* 1080 */    MCD_OPC_Decode, 212, 18, 58, // Opcode: MULEU_S_PH_QBL_MM
792
/* 1084 */    MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 1098
793
/* 1089 */    MCD_OPC_CheckPredicate, 8, 105, 21, 0, // Skip to: 6575
794
/* 1094 */    MCD_OPC_Decode, 214, 18, 58, // Opcode: MULEU_S_PH_QBR_MM
795
/* 1098 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 1112
796
/* 1103 */    MCD_OPC_CheckPredicate, 8, 91, 21, 0, // Skip to: 6575
797
/* 1108 */    MCD_OPC_Decode, 216, 18, 58, // Opcode: MULQ_RS_PH_MM
798
/* 1112 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 1126
799
/* 1117 */    MCD_OPC_CheckPredicate, 9, 77, 21, 0, // Skip to: 6575
800
/* 1122 */    MCD_OPC_Decode, 220, 18, 58, // Opcode: MULQ_S_PH_MMR2
801
/* 1126 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 1140
802
/* 1131 */    MCD_OPC_CheckPredicate, 9, 63, 21, 0, // Skip to: 6575
803
/* 1136 */    MCD_OPC_Decode, 218, 18, 55, // Opcode: MULQ_RS_W_MMR2
804
/* 1140 */    MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 1154
805
/* 1145 */    MCD_OPC_CheckPredicate, 9, 49, 21, 0, // Skip to: 6575
806
/* 1150 */    MCD_OPC_Decode, 222, 18, 55, // Opcode: MULQ_S_W_MMR2
807
/* 1154 */    MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 1168
808
/* 1159 */    MCD_OPC_CheckPredicate, 9, 35, 21, 0, // Skip to: 6575
809
/* 1164 */    MCD_OPC_Decode, 235, 6, 62, // Opcode: APPEND_MMR2
810
/* 1168 */    MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 1182
811
/* 1173 */    MCD_OPC_CheckPredicate, 9, 21, 21, 0, // Skip to: 6575
812
/* 1178 */    MCD_OPC_Decode, 248, 19, 62, // Opcode: PREPEND_MMR2
813
/* 1182 */    MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 1196
814
/* 1187 */    MCD_OPC_CheckPredicate, 8, 7, 21, 0, // Skip to: 6575
815
/* 1192 */    MCD_OPC_Decode, 194, 17, 55, // Opcode: MODSUB_MM
816
/* 1196 */    MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 1210
817
/* 1201 */    MCD_OPC_CheckPredicate, 8, 249, 20, 0, // Skip to: 6575
818
/* 1206 */    MCD_OPC_Decode, 183, 21, 61, // Opcode: SHRAV_R_W_MM
819
/* 1210 */    MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 1224
820
/* 1215 */    MCD_OPC_CheckPredicate, 9, 235, 20, 0, // Skip to: 6575
821
/* 1220 */    MCD_OPC_Decode, 195, 21, 59, // Opcode: SHRLV_PH_MMR2
822
/* 1224 */    MCD_OPC_FilterValue, 13, 9, 0, 0, // Skip to: 1238
823
/* 1229 */    MCD_OPC_CheckPredicate, 8, 221, 20, 0, // Skip to: 6575
824
/* 1234 */    MCD_OPC_Decode, 197, 21, 59, // Opcode: SHRLV_QB_MM
825
/* 1238 */    MCD_OPC_FilterValue, 14, 9, 0, 0, // Skip to: 1252
826
/* 1243 */    MCD_OPC_CheckPredicate, 8, 207, 20, 0, // Skip to: 6575
827
/* 1248 */    MCD_OPC_Decode, 161, 21, 59, // Opcode: SHLLV_QB_MM
828
/* 1252 */    MCD_OPC_FilterValue, 15, 198, 20, 0, // Skip to: 6575
829
/* 1257 */    MCD_OPC_CheckPredicate, 8, 193, 20, 0, // Skip to: 6575
830
/* 1262 */    MCD_OPC_Decode, 165, 21, 61, // Opcode: SHLLV_S_W_MM
831
/* 1266 */    MCD_OPC_FilterValue, 24, 45, 0, 0, // Skip to: 1316
832
/* 1271 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
833
/* 1274 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 1288
834
/* 1279 */    MCD_OPC_CheckPredicate, 6, 171, 20, 0, // Skip to: 6575
835
/* 1284 */    MCD_OPC_Decode, 234, 17, 63, // Opcode: MOVN_I_MM
836
/* 1288 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 1302
837
/* 1293 */    MCD_OPC_CheckPredicate, 6, 157, 20, 0, // Skip to: 6575
838
/* 1298 */    MCD_OPC_Decode, 255, 17, 63, // Opcode: MOVZ_I_MM
839
/* 1302 */    MCD_OPC_FilterValue, 4, 148, 20, 0, // Skip to: 6575
840
/* 1307 */    MCD_OPC_CheckPredicate, 7, 143, 20, 0, // Skip to: 6575
841
/* 1312 */    MCD_OPC_Decode, 175, 16, 64, // Opcode: LWXS_MM
842
/* 1316 */    MCD_OPC_FilterValue, 29, 23, 0, 0, // Skip to: 1344
843
/* 1321 */    MCD_OPC_CheckPredicate, 8, 129, 20, 0, // Skip to: 6575
844
/* 1326 */    MCD_OPC_CheckField, 22, 4, 0, 122, 20, 0, // Skip to: 6575
845
/* 1333 */    MCD_OPC_CheckField, 6, 8, 0, 115, 20, 0, // Skip to: 6575
846
/* 1340 */    MCD_OPC_Decode, 157, 21, 65, // Opcode: SHILO_MM
847
/* 1344 */    MCD_OPC_FilterValue, 37, 73, 0, 0, // Skip to: 1422
848
/* 1349 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
849
/* 1352 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 1366
850
/* 1357 */    MCD_OPC_CheckPredicate, 8, 93, 20, 0, // Skip to: 6575
851
/* 1362 */    MCD_OPC_Decode, 208, 18, 54, // Opcode: MULEQ_S_W_PHL_MM
852
/* 1366 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 1380
853
/* 1371 */    MCD_OPC_CheckPredicate, 8, 79, 20, 0, // Skip to: 6575
854
/* 1376 */    MCD_OPC_Decode, 210, 18, 54, // Opcode: MULEQ_S_W_PHR_MM
855
/* 1380 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 1394
856
/* 1385 */    MCD_OPC_CheckPredicate, 8, 65, 20, 0, // Skip to: 6575
857
/* 1390 */    MCD_OPC_Decode, 221, 15, 64, // Opcode: LHX_MM
858
/* 1394 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 1408
859
/* 1399 */    MCD_OPC_CheckPredicate, 8, 51, 20, 0, // Skip to: 6575
860
/* 1404 */    MCD_OPC_Decode, 177, 16, 64, // Opcode: LWX_MM
861
/* 1408 */    MCD_OPC_FilterValue, 8, 42, 20, 0, // Skip to: 6575
862
/* 1413 */    MCD_OPC_CheckPredicate, 8, 37, 20, 0, // Skip to: 6575
863
/* 1418 */    MCD_OPC_Decode, 164, 15, 64, // Opcode: LBUX_MM
864
/* 1422 */    MCD_OPC_FilterValue, 44, 9, 0, 0, // Skip to: 1436
865
/* 1427 */    MCD_OPC_CheckPredicate, 6, 23, 20, 0, // Skip to: 6575
866
/* 1432 */    MCD_OPC_Decode, 255, 12, 66, // Opcode: EXT_MM
867
/* 1436 */    MCD_OPC_FilterValue, 45, 143, 0, 0, // Skip to: 1584
868
/* 1441 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
869
/* 1444 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 1458
870
/* 1449 */    MCD_OPC_CheckPredicate, 9, 1, 20, 0, // Skip to: 6575
871
/* 1454 */    MCD_OPC_Decode, 249, 18, 58, // Opcode: MUL_PH_MMR2
872
/* 1458 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 1472
873
/* 1463 */    MCD_OPC_CheckPredicate, 9, 243, 19, 0, // Skip to: 6575
874
/* 1468 */    MCD_OPC_Decode, 233, 19, 58, // Opcode: PRECR_QB_PH_MMR2
875
/* 1472 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 1486
876
/* 1477 */    MCD_OPC_CheckPredicate, 8, 229, 19, 0, // Skip to: 6575
877
/* 1482 */    MCD_OPC_Decode, 229, 19, 58, // Opcode: PRECRQ_QB_PH_MM
878
/* 1486 */    MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 1500
879
/* 1491 */    MCD_OPC_CheckPredicate, 8, 215, 19, 0, // Skip to: 6575
880
/* 1496 */    MCD_OPC_Decode, 227, 19, 67, // Opcode: PRECRQ_PH_W_MM
881
/* 1500 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 1514
882
/* 1505 */    MCD_OPC_CheckPredicate, 8, 201, 19, 0, // Skip to: 6575
883
/* 1510 */    MCD_OPC_Decode, 231, 19, 67, // Opcode: PRECRQ_RS_PH_W_MM
884
/* 1514 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 1528
885
/* 1519 */    MCD_OPC_CheckPredicate, 8, 187, 19, 0, // Skip to: 6575
886
/* 1524 */    MCD_OPC_Decode, 225, 19, 58, // Opcode: PRECRQU_S_QB_PH_MM
887
/* 1528 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 1542
888
/* 1533 */    MCD_OPC_CheckPredicate, 8, 173, 19, 0, // Skip to: 6575
889
/* 1538 */    MCD_OPC_Decode, 180, 19, 58, // Opcode: PACKRL_PH_MM
890
/* 1542 */    MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 1556
891
/* 1547 */    MCD_OPC_CheckPredicate, 8, 159, 19, 0, // Skip to: 6575
892
/* 1552 */    MCD_OPC_Decode, 200, 19, 58, // Opcode: PICK_QB_MM
893
/* 1556 */    MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 1570
894
/* 1561 */    MCD_OPC_CheckPredicate, 8, 145, 19, 0, // Skip to: 6575
895
/* 1566 */    MCD_OPC_Decode, 198, 19, 58, // Opcode: PICK_PH_MM
896
/* 1570 */    MCD_OPC_FilterValue, 16, 136, 19, 0, // Skip to: 6575
897
/* 1575 */    MCD_OPC_CheckPredicate, 9, 131, 19, 0, // Skip to: 6575
898
/* 1580 */    MCD_OPC_Decode, 254, 18, 58, // Opcode: MUL_S_PH_MMR2
899
/* 1584 */    MCD_OPC_FilterValue, 52, 45, 0, 0, // Skip to: 1634
900
/* 1589 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
901
/* 1592 */    MCD_OPC_FilterValue, 19, 16, 0, 0, // Skip to: 1613
902
/* 1597 */    MCD_OPC_CheckPredicate, 10, 109, 19, 0, // Skip to: 6575
903
/* 1602 */    MCD_OPC_CheckField, 14, 2, 0, 102, 19, 0, // Skip to: 6575
904
/* 1609 */    MCD_OPC_Decode, 149, 17, 68, // Opcode: MFHGC0_MM
905
/* 1613 */    MCD_OPC_FilterValue, 27, 93, 19, 0, // Skip to: 6575
906
/* 1618 */    MCD_OPC_CheckPredicate, 10, 88, 19, 0, // Skip to: 6575
907
/* 1623 */    MCD_OPC_CheckField, 14, 2, 0, 81, 19, 0, // Skip to: 6575
908
/* 1630 */    MCD_OPC_Decode, 178, 18, 69, // Opcode: MTHGC0_MM
909
/* 1634 */    MCD_OPC_FilterValue, 53, 109, 0, 0, // Skip to: 1748
910
/* 1639 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
911
/* 1642 */    MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 1656
912
/* 1647 */    MCD_OPC_CheckPredicate, 8, 59, 19, 0, // Skip to: 6575
913
/* 1652 */    MCD_OPC_Decode, 193, 21, 52, // Opcode: SHRA_R_W_MM
914
/* 1656 */    MCD_OPC_FilterValue, 12, 16, 0, 0, // Skip to: 1677
915
/* 1661 */    MCD_OPC_CheckPredicate, 8, 45, 19, 0, // Skip to: 6575
916
/* 1666 */    MCD_OPC_CheckField, 11, 1, 0, 38, 19, 0, // Skip to: 6575
917
/* 1673 */    MCD_OPC_Decode, 185, 21, 70, // Opcode: SHRA_PH_MM
918
/* 1677 */    MCD_OPC_FilterValue, 14, 31, 0, 0, // Skip to: 1713
919
/* 1682 */    MCD_OPC_ExtractField, 11, 1,  // Inst{11} ...
920
/* 1685 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 1699
921
/* 1690 */    MCD_OPC_CheckPredicate, 8, 16, 19, 0, // Skip to: 6575
922
/* 1695 */    MCD_OPC_Decode, 167, 21, 70, // Opcode: SHLL_PH_MM
923
/* 1699 */    MCD_OPC_FilterValue, 1, 7, 19, 0, // Skip to: 6575
924
/* 1704 */    MCD_OPC_CheckPredicate, 8, 2, 19, 0, // Skip to: 6575
925
/* 1709 */    MCD_OPC_Decode, 171, 21, 70, // Opcode: SHLL_S_PH_MM
926
/* 1713 */    MCD_OPC_FilterValue, 15, 9, 0, 0, // Skip to: 1727
927
/* 1718 */    MCD_OPC_CheckPredicate, 8, 244, 18, 0, // Skip to: 6575
928
/* 1723 */    MCD_OPC_Decode, 173, 21, 52, // Opcode: SHLL_S_W_MM
929
/* 1727 */    MCD_OPC_FilterValue, 28, 235, 18, 0, // Skip to: 6575
930
/* 1732 */    MCD_OPC_CheckPredicate, 8, 230, 18, 0, // Skip to: 6575
931
/* 1737 */    MCD_OPC_CheckField, 11, 1, 0, 223, 18, 0, // Skip to: 6575
932
/* 1744 */    MCD_OPC_Decode, 189, 21, 70, // Opcode: SHRA_R_PH_MM
933
/* 1748 */    MCD_OPC_FilterValue, 60, 8, 8, 0, // Skip to: 3809
934
/* 1753 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
935
/* 1756 */    MCD_OPC_FilterValue, 0, 31, 0, 0, // Skip to: 1792
936
/* 1761 */    MCD_OPC_ExtractField, 11, 1,  // Inst{11} ...
937
/* 1764 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 1778
938
/* 1769 */    MCD_OPC_CheckPredicate, 7, 193, 18, 0, // Skip to: 6575
939
/* 1774 */    MCD_OPC_Decode, 210, 23, 71, // Opcode: TEQ_MM
940
/* 1778 */    MCD_OPC_FilterValue, 1, 184, 18, 0, // Skip to: 6575
941
/* 1783 */    MCD_OPC_CheckPredicate, 7, 179, 18, 0, // Skip to: 6575
942
/* 1788 */    MCD_OPC_Decode, 128, 24, 71, // Opcode: TLT_MM
943
/* 1792 */    MCD_OPC_FilterValue, 1, 131, 0, 0, // Skip to: 1928
944
/* 1797 */    MCD_OPC_ExtractField, 11, 2,  // Inst{12-11} ...
945
/* 1800 */    MCD_OPC_FilterValue, 0, 45, 0, 0, // Skip to: 1850
946
/* 1805 */    MCD_OPC_ExtractField, 13, 1,  // Inst{13} ...
947
/* 1808 */    MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 1829
948
/* 1813 */    MCD_OPC_CheckPredicate, 8, 149, 18, 0, // Skip to: 6575
949
/* 1818 */    MCD_OPC_CheckField, 21, 5, 0, 142, 18, 0, // Skip to: 6575
950
/* 1825 */    MCD_OPC_Decode, 154, 17, 72, // Opcode: MFHI_DSP_MM
951
/* 1829 */    MCD_OPC_FilterValue, 1, 133, 18, 0, // Skip to: 6575
952
/* 1834 */    MCD_OPC_CheckPredicate, 8, 128, 18, 0, // Skip to: 6575
953
/* 1839 */    MCD_OPC_CheckField, 21, 5, 0, 121, 18, 0, // Skip to: 6575
954
/* 1846 */    MCD_OPC_Decode, 182, 18, 73, // Opcode: MTHI_DSP_MM
955
/* 1850 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 1864
956
/* 1855 */    MCD_OPC_CheckPredicate, 8, 107, 18, 0, // Skip to: 6575
957
/* 1860 */    MCD_OPC_Decode, 169, 21, 74, // Opcode: SHLL_QB_MM
958
/* 1864 */    MCD_OPC_FilterValue, 2, 45, 0, 0, // Skip to: 1914
959
/* 1869 */    MCD_OPC_ExtractField, 13, 1,  // Inst{13} ...
960
/* 1872 */    MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 1893
961
/* 1877 */    MCD_OPC_CheckPredicate, 8, 85, 18, 0, // Skip to: 6575
962
/* 1882 */    MCD_OPC_CheckField, 21, 5, 0, 78, 18, 0, // Skip to: 6575
963
/* 1889 */    MCD_OPC_Decode, 160, 17, 72, // Opcode: MFLO_DSP_MM
964
/* 1893 */    MCD_OPC_FilterValue, 1, 69, 18, 0, // Skip to: 6575
965
/* 1898 */    MCD_OPC_CheckPredicate, 8, 64, 18, 0, // Skip to: 6575
966
/* 1903 */    MCD_OPC_CheckField, 21, 5, 0, 57, 18, 0, // Skip to: 6575
967
/* 1910 */    MCD_OPC_Decode, 189, 18, 75, // Opcode: MTLO_DSP_MM
968
/* 1914 */    MCD_OPC_FilterValue, 3, 48, 18, 0, // Skip to: 6575
969
/* 1919 */    MCD_OPC_CheckPredicate, 8, 43, 18, 0, // Skip to: 6575
970
/* 1924 */    MCD_OPC_Decode, 201, 21, 74, // Opcode: SHRL_QB_MM
971
/* 1928 */    MCD_OPC_FilterValue, 2, 101, 0, 0, // Skip to: 2034
972
/* 1933 */    MCD_OPC_ExtractField, 11, 3,  // Inst{13-11} ...
973
/* 1936 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 1950
974
/* 1941 */    MCD_OPC_CheckPredicate, 9, 21, 18, 0, // Skip to: 6575
975
/* 1946 */    MCD_OPC_Decode, 157, 12, 76, // Opcode: DPA_W_PH_MMR2
976
/* 1950 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 1964
977
/* 1955 */    MCD_OPC_CheckPredicate, 9, 7, 18, 0, // Skip to: 6575
978
/* 1960 */    MCD_OPC_Decode, 153, 7, 77, // Opcode: BALIGN_MMR2
979
/* 1964 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 1978
980
/* 1969 */    MCD_OPC_CheckPredicate, 9, 249, 17, 0, // Skip to: 6575
981
/* 1974 */    MCD_OPC_Decode, 155, 12, 76, // Opcode: DPAX_W_PH_MMR2
982
/* 1978 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 1992
983
/* 1983 */    MCD_OPC_CheckPredicate, 8, 235, 17, 0, // Skip to: 6575
984
/* 1988 */    MCD_OPC_Decode, 151, 12, 76, // Opcode: DPAU_H_QBL_MM
985
/* 1992 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 2006
986
/* 1997 */    MCD_OPC_CheckPredicate, 8, 221, 17, 0, // Skip to: 6575
987
/* 2002 */    MCD_OPC_Decode, 234, 12, 78, // Opcode: EXTPV_MM
988
/* 2006 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 2020
989
/* 2011 */    MCD_OPC_CheckPredicate, 8, 207, 17, 0, // Skip to: 6575
990
/* 2016 */    MCD_OPC_Decode, 153, 12, 76, // Opcode: DPAU_H_QBR_MM
991
/* 2020 */    MCD_OPC_FilterValue, 7, 198, 17, 0, // Skip to: 6575
992
/* 2025 */    MCD_OPC_CheckPredicate, 8, 193, 17, 0, // Skip to: 6575
993
/* 2030 */    MCD_OPC_Decode, 231, 12, 78, // Opcode: EXTPDPV_MM
994
/* 2034 */    MCD_OPC_FilterValue, 4, 171, 0, 0, // Skip to: 2210
995
/* 2039 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
996
/* 2042 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 2056
997
/* 2047 */    MCD_OPC_CheckPredicate, 9, 171, 17, 0, // Skip to: 6575
998
/* 2052 */    MCD_OPC_Decode, 248, 5, 79, // Opcode: ABSQ_S_QB_MMR2
999
/* 2056 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 2070
1000
/* 2061 */    MCD_OPC_CheckPredicate, 8, 157, 17, 0, // Skip to: 6575
1001
/* 2066 */    MCD_OPC_Decode, 246, 5, 79, // Opcode: ABSQ_S_PH_MM
1002
/* 2070 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 2084
1003
/* 2075 */    MCD_OPC_CheckPredicate, 8, 143, 17, 0, // Skip to: 6575
1004
/* 2080 */    MCD_OPC_Decode, 250, 5, 80, // Opcode: ABSQ_S_W_MM
1005
/* 2084 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 2098
1006
/* 2089 */    MCD_OPC_CheckPredicate, 8, 129, 17, 0, // Skip to: 6575
1007
/* 2094 */    MCD_OPC_Decode, 131, 8, 80, // Opcode: BITREV_MM
1008
/* 2098 */    MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 2112
1009
/* 2103 */    MCD_OPC_CheckPredicate, 8, 115, 17, 0, // Skip to: 6575
1010
/* 2108 */    MCD_OPC_Decode, 230, 14, 81, // Opcode: INSV_MM
1011
/* 2112 */    MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 2126
1012
/* 2117 */    MCD_OPC_CheckPredicate, 8, 101, 17, 0, // Skip to: 6575
1013
/* 2122 */    MCD_OPC_Decode, 213, 19, 82, // Opcode: PRECEQ_W_PHL_MM
1014
/* 2126 */    MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 2140
1015
/* 2131 */    MCD_OPC_CheckPredicate, 8, 87, 17, 0, // Skip to: 6575
1016
/* 2136 */    MCD_OPC_Decode, 215, 19, 82, // Opcode: PRECEQ_W_PHR_MM
1017
/* 2140 */    MCD_OPC_FilterValue, 14, 9, 0, 0, // Skip to: 2154
1018
/* 2145 */    MCD_OPC_CheckPredicate, 8, 73, 17, 0, // Skip to: 6575
1019
/* 2150 */    MCD_OPC_Decode, 207, 19, 79, // Opcode: PRECEQU_PH_QBL_MM
1020
/* 2154 */    MCD_OPC_FilterValue, 18, 9, 0, 0, // Skip to: 2168
1021
/* 2159 */    MCD_OPC_CheckPredicate, 8, 59, 17, 0, // Skip to: 6575
1022
/* 2164 */    MCD_OPC_Decode, 211, 19, 79, // Opcode: PRECEQU_PH_QBR_MM
1023
/* 2168 */    MCD_OPC_FilterValue, 22, 9, 0, 0, // Skip to: 2182
1024
/* 2173 */    MCD_OPC_CheckPredicate, 8, 45, 17, 0, // Skip to: 6575
1025
/* 2178 */    MCD_OPC_Decode, 219, 19, 79, // Opcode: PRECEU_PH_QBL_MM
1026
/* 2182 */    MCD_OPC_FilterValue, 26, 9, 0, 0, // Skip to: 2196
1027
/* 2187 */    MCD_OPC_CheckPredicate, 8, 31, 17, 0, // Skip to: 6575
1028
/* 2192 */    MCD_OPC_Decode, 223, 19, 79, // Opcode: PRECEU_PH_QBR_MM
1029
/* 2196 */    MCD_OPC_FilterValue, 30, 22, 17, 0, // Skip to: 6575
1030
/* 2201 */    MCD_OPC_CheckPredicate, 8, 17, 17, 0, // Skip to: 6575
1031
/* 2206 */    MCD_OPC_Decode, 252, 19, 82, // Opcode: RADDU_W_QB_MM
1032
/* 2210 */    MCD_OPC_FilterValue, 5, 87, 0, 0, // Skip to: 2302
1033
/* 2215 */    MCD_OPC_ExtractField, 11, 15,  // Inst{25-11} ...
1034
/* 2218 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 2232
1035
/* 2223 */    MCD_OPC_CheckPredicate, 10, 251, 16, 0, // Skip to: 6575
1036
/* 2228 */    MCD_OPC_Decode, 225, 23, 10, // Opcode: TLBGP_MM
1037
/* 2232 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 2246
1038
/* 2237 */    MCD_OPC_CheckPredicate, 10, 237, 16, 0, // Skip to: 6575
1039
/* 2242 */    MCD_OPC_Decode, 227, 23, 10, // Opcode: TLBGR_MM
1040
/* 2246 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 2260
1041
/* 2251 */    MCD_OPC_CheckPredicate, 10, 223, 16, 0, // Skip to: 6575
1042
/* 2256 */    MCD_OPC_Decode, 229, 23, 10, // Opcode: TLBGWI_MM
1043
/* 2260 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 2274
1044
/* 2265 */    MCD_OPC_CheckPredicate, 10, 209, 16, 0, // Skip to: 6575
1045
/* 2270 */    MCD_OPC_Decode, 231, 23, 10, // Opcode: TLBGWR_MM
1046
/* 2274 */    MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 2288
1047
/* 2279 */    MCD_OPC_CheckPredicate, 10, 195, 16, 0, // Skip to: 6575
1048
/* 2284 */    MCD_OPC_Decode, 223, 23, 10, // Opcode: TLBGINV_MM
1049
/* 2288 */    MCD_OPC_FilterValue, 10, 186, 16, 0, // Skip to: 6575
1050
/* 2293 */    MCD_OPC_CheckPredicate, 10, 181, 16, 0, // Skip to: 6575
1051
/* 2298 */    MCD_OPC_Decode, 222, 23, 10, // Opcode: TLBGINVF_MM
1052
/* 2302 */    MCD_OPC_FilterValue, 7, 31, 0, 0, // Skip to: 2338
1053
/* 2307 */    MCD_OPC_ExtractField, 11, 2,  // Inst{12-11} ...
1054
/* 2310 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 2324
1055
/* 2315 */    MCD_OPC_CheckPredicate, 9, 159, 16, 0, // Skip to: 6575
1056
/* 2320 */    MCD_OPC_Decode, 187, 21, 74, // Opcode: SHRA_QB_MMR2
1057
/* 2324 */    MCD_OPC_FilterValue, 2, 150, 16, 0, // Skip to: 6575
1058
/* 2329 */    MCD_OPC_CheckPredicate, 9, 145, 16, 0, // Skip to: 6575
1059
/* 2334 */    MCD_OPC_Decode, 191, 21, 74, // Opcode: SHRA_R_QB_MMR2
1060
/* 2338 */    MCD_OPC_FilterValue, 8, 31, 0, 0, // Skip to: 2374
1061
/* 2343 */    MCD_OPC_ExtractField, 11, 1,  // Inst{11} ...
1062
/* 2346 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 2360
1063
/* 2351 */    MCD_OPC_CheckPredicate, 7, 123, 16, 0, // Skip to: 6575
1064
/* 2356 */    MCD_OPC_Decode, 219, 23, 71, // Opcode: TGE_MM
1065
/* 2360 */    MCD_OPC_FilterValue, 1, 114, 16, 0, // Skip to: 6575
1066
/* 2365 */    MCD_OPC_CheckPredicate, 7, 109, 16, 0, // Skip to: 6575
1067
/* 2370 */    MCD_OPC_Decode, 255, 23, 71, // Opcode: TLTU_MM
1068
/* 2374 */    MCD_OPC_FilterValue, 9, 101, 0, 0, // Skip to: 2480
1069
/* 2379 */    MCD_OPC_ExtractField, 11, 3,  // Inst{13-11} ...
1070
/* 2382 */    MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 2403
1071
/* 2387 */    MCD_OPC_CheckPredicate, 8, 87, 16, 0, // Skip to: 6575
1072
/* 2392 */    MCD_OPC_CheckField, 21, 5, 0, 80, 16, 0, // Skip to: 6575
1073
/* 2399 */    MCD_OPC_Decode, 185, 18, 83, // Opcode: MTHLIP_MM
1074
/* 2403 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 2417
1075
/* 2408 */    MCD_OPC_CheckPredicate, 8, 66, 16, 0, // Skip to: 6575
1076
/* 2413 */    MCD_OPC_Decode, 227, 16, 76, // Opcode: MAQ_S_W_PHR_MM
1077
/* 2417 */    MCD_OPC_FilterValue, 2, 16, 0, 0, // Skip to: 2438
1078
/* 2422 */    MCD_OPC_CheckPredicate, 8, 52, 16, 0, // Skip to: 6575
1079
/* 2427 */    MCD_OPC_CheckField, 21, 5, 0, 45, 16, 0, // Skip to: 6575
1080
/* 2434 */    MCD_OPC_Decode, 156, 21, 83, // Opcode: SHILOV_MM
1081
/* 2438 */    MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 2452
1082
/* 2443 */    MCD_OPC_CheckPredicate, 8, 31, 16, 0, // Skip to: 6575
1083
/* 2448 */    MCD_OPC_Decode, 225, 16, 76, // Opcode: MAQ_S_W_PHL_MM
1084
/* 2452 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 2466
1085
/* 2457 */    MCD_OPC_CheckPredicate, 8, 17, 16, 0, // Skip to: 6575
1086
/* 2462 */    MCD_OPC_Decode, 223, 16, 76, // Opcode: MAQ_SA_W_PHR_MM
1087
/* 2466 */    MCD_OPC_FilterValue, 7, 8, 16, 0, // Skip to: 6575
1088
/* 2471 */    MCD_OPC_CheckPredicate, 8, 3, 16, 0, // Skip to: 6575
1089
/* 2476 */    MCD_OPC_Decode, 221, 16, 76, // Opcode: MAQ_SA_W_PHL_MM
1090
/* 2480 */    MCD_OPC_FilterValue, 10, 115, 0, 0, // Skip to: 2600
1091
/* 2485 */    MCD_OPC_ExtractField, 11, 3,  // Inst{13-11} ...
1092
/* 2488 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 2502
1093
/* 2493 */    MCD_OPC_CheckPredicate, 8, 237, 15, 0, // Skip to: 6575
1094
/* 2498 */    MCD_OPC_Decode, 149, 12, 76, // Opcode: DPAQ_S_W_PH_MM
1095
/* 2502 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 2516
1096
/* 2507 */    MCD_OPC_CheckPredicate, 8, 223, 15, 0, // Skip to: 6575
1097
/* 2512 */    MCD_OPC_Decode, 214, 16, 76, // Opcode: MADD_DSP_MM
1098
/* 2516 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 2530
1099
/* 2521 */    MCD_OPC_CheckPredicate, 8, 209, 15, 0, // Skip to: 6575
1100
/* 2526 */    MCD_OPC_Decode, 147, 12, 76, // Opcode: DPAQ_SA_L_W_MM
1101
/* 2530 */    MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 2544
1102
/* 2535 */    MCD_OPC_CheckPredicate, 8, 195, 15, 0, // Skip to: 6575
1103
/* 2540 */    MCD_OPC_Decode, 204, 16, 76, // Opcode: MADDU_DSP_MM
1104
/* 2544 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 2558
1105
/* 2549 */    MCD_OPC_CheckPredicate, 9, 181, 15, 0, // Skip to: 6575
1106
/* 2554 */    MCD_OPC_Decode, 145, 12, 76, // Opcode: DPAQX_S_W_PH_MMR2
1107
/* 2558 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 2572
1108
/* 2563 */    MCD_OPC_CheckPredicate, 8, 167, 15, 0, // Skip to: 6575
1109
/* 2568 */    MCD_OPC_Decode, 150, 18, 76, // Opcode: MSUB_DSP_MM
1110
/* 2572 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 2586
1111
/* 2577 */    MCD_OPC_CheckPredicate, 9, 153, 15, 0, // Skip to: 6575
1112
/* 2582 */    MCD_OPC_Decode, 143, 12, 76, // Opcode: DPAQX_SA_W_PH_MMR2
1113
/* 2586 */    MCD_OPC_FilterValue, 7, 144, 15, 0, // Skip to: 6575
1114
/* 2591 */    MCD_OPC_CheckPredicate, 8, 139, 15, 0, // Skip to: 6575
1115
/* 2596 */    MCD_OPC_Decode, 140, 18, 76, // Opcode: MSUBU_DSP_MM
1116
/* 2600 */    MCD_OPC_FilterValue, 12, 27, 1, 0, // Skip to: 2888
1117
/* 2605 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
1118
/* 2608 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 2622
1119
/* 2613 */    MCD_OPC_CheckPredicate, 8, 117, 15, 0, // Skip to: 6575
1120
/* 2618 */    MCD_OPC_Decode, 141, 20, 84, // Opcode: REPLV_PH_MM
1121
/* 2622 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 2636
1122
/* 2627 */    MCD_OPC_CheckPredicate, 8, 103, 15, 0, // Skip to: 6575
1123
/* 2632 */    MCD_OPC_Decode, 143, 20, 84, // Opcode: REPLV_QB_MM
1124
/* 2636 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 2650
1125
/* 2641 */    MCD_OPC_CheckPredicate, 7, 89, 15, 0, // Skip to: 6575
1126
/* 2646 */    MCD_OPC_Decode, 244, 20, 80, // Opcode: SEB_MM
1127
/* 2650 */    MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 2664
1128
/* 2655 */    MCD_OPC_CheckPredicate, 7, 75, 15, 0, // Skip to: 6575
1129
/* 2660 */    MCD_OPC_Decode, 248, 20, 80, // Opcode: SEH_MM
1130
/* 2664 */    MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 2678
1131
/* 2669 */    MCD_OPC_CheckPredicate, 7, 61, 15, 0, // Skip to: 6575
1132
/* 2674 */    MCD_OPC_Decode, 173, 9, 80, // Opcode: CLO_MM
1133
/* 2678 */    MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 2692
1134
/* 2683 */    MCD_OPC_CheckPredicate, 7, 47, 15, 0, // Skip to: 6575
1135
/* 2688 */    MCD_OPC_Decode, 194, 9, 80, // Opcode: CLZ_MM
1136
/* 2692 */    MCD_OPC_FilterValue, 13, 9, 0, 0, // Skip to: 2706
1137
/* 2697 */    MCD_OPC_CheckPredicate, 6, 33, 15, 0, // Skip to: 6575
1138
/* 2702 */    MCD_OPC_Decode, 129, 20, 85, // Opcode: RDHWR_MM
1139
/* 2706 */    MCD_OPC_FilterValue, 14, 9, 0, 0, // Skip to: 2720
1140
/* 2711 */    MCD_OPC_CheckPredicate, 8, 19, 15, 0, // Skip to: 6575
1141
/* 2716 */    MCD_OPC_Decode, 206, 19, 79, // Opcode: PRECEQU_PH_QBLA_MM
1142
/* 2720 */    MCD_OPC_FilterValue, 15, 9, 0, 0, // Skip to: 2734
1143
/* 2725 */    MCD_OPC_CheckPredicate, 7, 5, 15, 0, // Skip to: 6575
1144
/* 2730 */    MCD_OPC_Decode, 170, 24, 80, // Opcode: WSBH_MM
1145
/* 2734 */    MCD_OPC_FilterValue, 17, 9, 0, 0, // Skip to: 2748
1146
/* 2739 */    MCD_OPC_CheckPredicate, 6, 247, 14, 0, // Skip to: 6575
1147
/* 2744 */    MCD_OPC_Decode, 235, 18, 86, // Opcode: MULT_MM
1148
/* 2748 */    MCD_OPC_FilterValue, 18, 9, 0, 0, // Skip to: 2762
1149
/* 2753 */    MCD_OPC_CheckPredicate, 8, 233, 14, 0, // Skip to: 6575
1150
/* 2758 */    MCD_OPC_Decode, 210, 19, 79, // Opcode: PRECEQU_PH_QBRA_MM
1151
/* 2762 */    MCD_OPC_FilterValue, 19, 9, 0, 0, // Skip to: 2776
1152
/* 2767 */    MCD_OPC_CheckPredicate, 6, 219, 14, 0, // Skip to: 6575
1153
/* 2772 */    MCD_OPC_Decode, 237, 18, 86, // Opcode: MULTu_MM
1154
/* 2776 */    MCD_OPC_FilterValue, 21, 9, 0, 0, // Skip to: 2790
1155
/* 2781 */    MCD_OPC_CheckPredicate, 6, 205, 14, 0, // Skip to: 6575
1156
/* 2786 */    MCD_OPC_Decode, 237, 20, 86, // Opcode: SDIV_MM
1157
/* 2790 */    MCD_OPC_FilterValue, 22, 9, 0, 0, // Skip to: 2804
1158
/* 2795 */    MCD_OPC_CheckPredicate, 8, 191, 14, 0, // Skip to: 6575
1159
/* 2800 */    MCD_OPC_Decode, 218, 19, 79, // Opcode: PRECEU_PH_QBLA_MM
1160
/* 2804 */    MCD_OPC_FilterValue, 23, 9, 0, 0, // Skip to: 2818
1161
/* 2809 */    MCD_OPC_CheckPredicate, 6, 177, 14, 0, // Skip to: 6575
1162
/* 2814 */    MCD_OPC_Decode, 153, 24, 86, // Opcode: UDIV_MM
1163
/* 2818 */    MCD_OPC_FilterValue, 25, 9, 0, 0, // Skip to: 2832
1164
/* 2823 */    MCD_OPC_CheckPredicate, 6, 163, 14, 0, // Skip to: 6575
1165
/* 2828 */    MCD_OPC_Decode, 215, 16, 86, // Opcode: MADD_MM
1166
/* 2832 */    MCD_OPC_FilterValue, 26, 9, 0, 0, // Skip to: 2846
1167
/* 2837 */    MCD_OPC_CheckPredicate, 8, 149, 14, 0, // Skip to: 6575
1168
/* 2842 */    MCD_OPC_Decode, 222, 19, 79, // Opcode: PRECEU_PH_QBRA_MM
1169
/* 2846 */    MCD_OPC_FilterValue, 27, 9, 0, 0, // Skip to: 2860
1170
/* 2851 */    MCD_OPC_CheckPredicate, 6, 135, 14, 0, // Skip to: 6575
1171
/* 2856 */    MCD_OPC_Decode, 205, 16, 86, // Opcode: MADDU_MM
1172
/* 2860 */    MCD_OPC_FilterValue, 29, 9, 0, 0, // Skip to: 2874
1173
/* 2865 */    MCD_OPC_CheckPredicate, 6, 121, 14, 0, // Skip to: 6575
1174
/* 2870 */    MCD_OPC_Decode, 151, 18, 86, // Opcode: MSUB_MM
1175
/* 2874 */    MCD_OPC_FilterValue, 31, 112, 14, 0, // Skip to: 6575
1176
/* 2879 */    MCD_OPC_CheckPredicate, 6, 107, 14, 0, // Skip to: 6575
1177
/* 2884 */    MCD_OPC_Decode, 141, 18, 86, // Opcode: MSUBU_MM
1178
/* 2888 */    MCD_OPC_FilterValue, 13, 206, 0, 0, // Skip to: 3099
1179
/* 2893 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
1180
/* 2896 */    MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 2917
1181
/* 2901 */    MCD_OPC_CheckPredicate, 7, 85, 14, 0, // Skip to: 6575
1182
/* 2906 */    MCD_OPC_CheckField, 16, 10, 0, 78, 14, 0, // Skip to: 6575
1183
/* 2913 */    MCD_OPC_Decode, 239, 23, 10, // Opcode: TLBP_MM
1184
/* 2917 */    MCD_OPC_FilterValue, 2, 16, 0, 0, // Skip to: 2938
1185
/* 2922 */    MCD_OPC_CheckPredicate, 7, 64, 14, 0, // Skip to: 6575
1186
/* 2927 */    MCD_OPC_CheckField, 16, 10, 0, 57, 14, 0, // Skip to: 6575
1187
/* 2934 */    MCD_OPC_Decode, 242, 23, 10, // Opcode: TLBR_MM
1188
/* 2938 */    MCD_OPC_FilterValue, 4, 16, 0, 0, // Skip to: 2959
1189
/* 2943 */    MCD_OPC_CheckPredicate, 7, 43, 14, 0, // Skip to: 6575
1190
/* 2948 */    MCD_OPC_CheckField, 16, 10, 0, 36, 14, 0, // Skip to: 6575
1191
/* 2955 */    MCD_OPC_Decode, 245, 23, 10, // Opcode: TLBWI_MM
1192
/* 2959 */    MCD_OPC_FilterValue, 6, 16, 0, 0, // Skip to: 2980
1193
/* 2964 */    MCD_OPC_CheckPredicate, 7, 22, 14, 0, // Skip to: 6575
1194
/* 2969 */    MCD_OPC_CheckField, 16, 10, 0, 15, 14, 0, // Skip to: 6575
1195
/* 2976 */    MCD_OPC_Decode, 248, 23, 10, // Opcode: TLBWR_MM
1196
/* 2980 */    MCD_OPC_FilterValue, 13, 16, 0, 0, // Skip to: 3001
1197
/* 2985 */    MCD_OPC_CheckPredicate, 7, 1, 14, 0, // Skip to: 6575
1198
/* 2990 */    MCD_OPC_CheckField, 21, 5, 0, 250, 13, 0, // Skip to: 6575
1199
/* 2997 */    MCD_OPC_Decode, 179, 23, 87, // Opcode: SYNC_MM
1200
/* 3001 */    MCD_OPC_FilterValue, 17, 9, 0, 0, // Skip to: 3015
1201
/* 3006 */    MCD_OPC_CheckPredicate, 7, 236, 13, 0, // Skip to: 6575
1202
/* 3011 */    MCD_OPC_Decode, 184, 23, 88, // Opcode: SYSCALL_MM
1203
/* 3015 */    MCD_OPC_FilterValue, 18, 9, 0, 0, // Skip to: 3029
1204
/* 3020 */    MCD_OPC_CheckPredicate, 7, 222, 13, 0, // Skip to: 6575
1205
/* 3025 */    MCD_OPC_Decode, 162, 24, 88, // Opcode: WAIT_MM
1206
/* 3029 */    MCD_OPC_FilterValue, 24, 9, 0, 0, // Skip to: 3043
1207
/* 3034 */    MCD_OPC_CheckPredicate, 10, 208, 13, 0, // Skip to: 6575
1208
/* 3039 */    MCD_OPC_Decode, 203, 14, 88, // Opcode: HYPCALL_MM
1209
/* 3043 */    MCD_OPC_FilterValue, 27, 9, 0, 0, // Skip to: 3057
1210
/* 3048 */    MCD_OPC_CheckPredicate, 7, 194, 13, 0, // Skip to: 6575
1211
/* 3053 */    MCD_OPC_Decode, 223, 20, 88, // Opcode: SDBBP_MM
1212
/* 3057 */    MCD_OPC_FilterValue, 28, 16, 0, 0, // Skip to: 3078
1213
/* 3062 */    MCD_OPC_CheckPredicate, 7, 180, 13, 0, // Skip to: 6575
1214
/* 3067 */    MCD_OPC_CheckField, 16, 10, 0, 173, 13, 0, // Skip to: 6575
1215
/* 3074 */    MCD_OPC_Decode, 207, 11, 10, // Opcode: DERET_MM
1216
/* 3078 */    MCD_OPC_FilterValue, 30, 164, 13, 0, // Skip to: 6575
1217
/* 3083 */    MCD_OPC_CheckPredicate, 7, 159, 13, 0, // Skip to: 6575
1218
/* 3088 */    MCD_OPC_CheckField, 16, 10, 0, 152, 13, 0, // Skip to: 6575
1219
/* 3095 */    MCD_OPC_Decode, 220, 12, 10, // Opcode: ERET_MM
1220
/* 3099 */    MCD_OPC_FilterValue, 15, 16, 0, 0, // Skip to: 3120
1221
/* 3104 */    MCD_OPC_CheckPredicate, 9, 138, 13, 0, // Skip to: 6575
1222
/* 3109 */    MCD_OPC_CheckField, 11, 1, 0, 131, 13, 0, // Skip to: 6575
1223
/* 3116 */    MCD_OPC_Decode, 199, 21, 70, // Opcode: SHRL_PH_MMR2
1224
/* 3120 */    MCD_OPC_FilterValue, 16, 31, 0, 0, // Skip to: 3156
1225
/* 3125 */    MCD_OPC_ExtractField, 11, 1,  // Inst{11} ...
1226
/* 3128 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 3142
1227
/* 3133 */    MCD_OPC_CheckPredicate, 7, 109, 13, 0, // Skip to: 6575
1228
/* 3138 */    MCD_OPC_Decode, 218, 23, 71, // Opcode: TGEU_MM
1229
/* 3142 */    MCD_OPC_FilterValue, 1, 100, 13, 0, // Skip to: 6575
1230
/* 3147 */    MCD_OPC_CheckPredicate, 7, 95, 13, 0, // Skip to: 6575
1231
/* 3152 */    MCD_OPC_Decode, 132, 24, 71, // Opcode: TNE_MM
1232
/* 3156 */    MCD_OPC_FilterValue, 18, 115, 0, 0, // Skip to: 3276
1233
/* 3161 */    MCD_OPC_ExtractField, 11, 3,  // Inst{13-11} ...
1234
/* 3164 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 3178
1235
/* 3169 */    MCD_OPC_CheckPredicate, 9, 73, 13, 0, // Skip to: 6575
1236
/* 3174 */    MCD_OPC_Decode, 180, 12, 76, // Opcode: DPS_W_PH_MMR2
1237
/* 3178 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 3192
1238
/* 3183 */    MCD_OPC_CheckPredicate, 8, 59, 13, 0, // Skip to: 6575
1239
/* 3188 */    MCD_OPC_Decode, 234, 18, 89, // Opcode: MULT_DSP_MM
1240
/* 3192 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 3206
1241
/* 3197 */    MCD_OPC_CheckPredicate, 9, 45, 13, 0, // Skip to: 6575
1242
/* 3202 */    MCD_OPC_Decode, 178, 12, 76, // Opcode: DPSX_W_PH_MMR2
1243
/* 3206 */    MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 3220
1244
/* 3211 */    MCD_OPC_CheckPredicate, 8, 31, 13, 0, // Skip to: 6575
1245
/* 3216 */    MCD_OPC_Decode, 232, 18, 89, // Opcode: MULTU_DSP_MM
1246
/* 3220 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 3234
1247
/* 3225 */    MCD_OPC_CheckPredicate, 8, 17, 13, 0, // Skip to: 6575
1248
/* 3230 */    MCD_OPC_Decode, 174, 12, 76, // Opcode: DPSU_H_QBL_MM
1249
/* 3234 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 3248
1250
/* 3239 */    MCD_OPC_CheckPredicate, 9, 3, 13, 0, // Skip to: 6575
1251
/* 3244 */    MCD_OPC_Decode, 229, 18, 76, // Opcode: MULSA_W_PH_MMR2
1252
/* 3248 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 3262
1253
/* 3253 */    MCD_OPC_CheckPredicate, 8, 245, 12, 0, // Skip to: 6575
1254
/* 3258 */    MCD_OPC_Decode, 176, 12, 76, // Opcode: DPSU_H_QBR_MM
1255
/* 3262 */    MCD_OPC_FilterValue, 7, 236, 12, 0, // Skip to: 6575
1256
/* 3267 */    MCD_OPC_CheckPredicate, 8, 231, 12, 0, // Skip to: 6575
1257
/* 3272 */    MCD_OPC_Decode, 227, 18, 76, // Opcode: MULSAQ_S_W_PH_MM
1258
/* 3276 */    MCD_OPC_FilterValue, 19, 16, 0, 0, // Skip to: 3297
1259
/* 3281 */    MCD_OPC_CheckPredicate, 10, 217, 12, 0, // Skip to: 6575
1260
/* 3286 */    MCD_OPC_CheckField, 14, 2, 0, 210, 12, 0, // Skip to: 6575
1261
/* 3293 */    MCD_OPC_Decode, 139, 17, 68, // Opcode: MFGC0_MM
1262
/* 3297 */    MCD_OPC_FilterValue, 20, 31, 0, 0, // Skip to: 3333
1263
/* 3302 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
1264
/* 3305 */    MCD_OPC_FilterValue, 25, 9, 0, 0, // Skip to: 3319
1265
/* 3310 */    MCD_OPC_CheckPredicate, 7, 188, 12, 0, // Skip to: 6575
1266
/* 3315 */    MCD_OPC_Decode, 146, 9, 90, // Opcode: CFC2_MM
1267
/* 3319 */    MCD_OPC_FilterValue, 27, 179, 12, 0, // Skip to: 6575
1268
/* 3324 */    MCD_OPC_CheckPredicate, 7, 174, 12, 0, // Skip to: 6575
1269
/* 3329 */    MCD_OPC_Decode, 181, 10, 91, // Opcode: CTC2_MM
1270
/* 3333 */    MCD_OPC_FilterValue, 21, 87, 0, 0, // Skip to: 3425
1271
/* 3338 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
1272
/* 3341 */    MCD_OPC_FilterValue, 1, 16, 0, 0, // Skip to: 3362
1273
/* 3346 */    MCD_OPC_CheckPredicate, 6, 152, 12, 0, // Skip to: 6575
1274
/* 3351 */    MCD_OPC_CheckField, 21, 5, 0, 145, 12, 0, // Skip to: 6575
1275
/* 3358 */    MCD_OPC_Decode, 155, 17, 92, // Opcode: MFHI_MM
1276
/* 3362 */    MCD_OPC_FilterValue, 3, 16, 0, 0, // Skip to: 3383
1277
/* 3367 */    MCD_OPC_CheckPredicate, 6, 131, 12, 0, // Skip to: 6575
1278
/* 3372 */    MCD_OPC_CheckField, 21, 5, 0, 124, 12, 0, // Skip to: 6575
1279
/* 3379 */    MCD_OPC_Decode, 161, 17, 92, // Opcode: MFLO_MM
1280
/* 3383 */    MCD_OPC_FilterValue, 5, 16, 0, 0, // Skip to: 3404
1281
/* 3388 */    MCD_OPC_CheckPredicate, 6, 110, 12, 0, // Skip to: 6575
1282
/* 3393 */    MCD_OPC_CheckField, 21, 5, 0, 103, 12, 0, // Skip to: 6575
1283
/* 3400 */    MCD_OPC_Decode, 183, 18, 92, // Opcode: MTHI_MM
1284
/* 3404 */    MCD_OPC_FilterValue, 7, 94, 12, 0, // Skip to: 6575
1285
/* 3409 */    MCD_OPC_CheckPredicate, 6, 89, 12, 0, // Skip to: 6575
1286
/* 3414 */    MCD_OPC_CheckField, 21, 5, 0, 82, 12, 0, // Skip to: 6575
1287
/* 3421 */    MCD_OPC_Decode, 190, 18, 92, // Opcode: MTLO_MM
1288
/* 3425 */    MCD_OPC_FilterValue, 23, 16, 0, 0, // Skip to: 3446
1289
/* 3430 */    MCD_OPC_CheckPredicate, 8, 68, 12, 0, // Skip to: 6575
1290
/* 3435 */    MCD_OPC_CheckField, 11, 2, 0, 61, 12, 0, // Skip to: 6575
1291
/* 3442 */    MCD_OPC_Decode, 147, 20, 93, // Opcode: REPL_QB_MM
1292
/* 3446 */    MCD_OPC_FilterValue, 25, 115, 0, 0, // Skip to: 3566
1293
/* 3451 */    MCD_OPC_ExtractField, 11, 3,  // Inst{13-11} ...
1294
/* 3454 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 3468
1295
/* 3459 */    MCD_OPC_CheckPredicate, 8, 39, 12, 0, // Skip to: 6575
1296
/* 3464 */    MCD_OPC_Decode, 254, 19, 94, // Opcode: RDDSP_MM
1297
/* 3468 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 3482
1298
/* 3473 */    MCD_OPC_CheckPredicate, 8, 25, 12, 0, // Skip to: 6575
1299
/* 3478 */    MCD_OPC_Decode, 251, 12, 95, // Opcode: EXTR_W_MM
1300
/* 3482 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 3496
1301
/* 3487 */    MCD_OPC_CheckPredicate, 8, 11, 12, 0, // Skip to: 6575
1302
/* 3492 */    MCD_OPC_Decode, 166, 24, 94, // Opcode: WRDSP_MM
1303
/* 3496 */    MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 3510
1304
/* 3501 */    MCD_OPC_CheckPredicate, 8, 253, 11, 0, // Skip to: 6575
1305
/* 3506 */    MCD_OPC_Decode, 247, 12, 95, // Opcode: EXTR_R_W_MM
1306
/* 3510 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 3524
1307
/* 3515 */    MCD_OPC_CheckPredicate, 8, 239, 11, 0, // Skip to: 6575
1308
/* 3520 */    MCD_OPC_Decode, 235, 12, 95, // Opcode: EXTP_MM
1309
/* 3524 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 3538
1310
/* 3529 */    MCD_OPC_CheckPredicate, 8, 225, 11, 0, // Skip to: 6575
1311
/* 3534 */    MCD_OPC_Decode, 245, 12, 95, // Opcode: EXTR_RS_W_MM
1312
/* 3538 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 3552
1313
/* 3543 */    MCD_OPC_CheckPredicate, 8, 211, 11, 0, // Skip to: 6575
1314
/* 3548 */    MCD_OPC_Decode, 232, 12, 95, // Opcode: EXTPDP_MM
1315
/* 3552 */    MCD_OPC_FilterValue, 7, 202, 11, 0, // Skip to: 6575
1316
/* 3557 */    MCD_OPC_CheckPredicate, 8, 197, 11, 0, // Skip to: 6575
1317
/* 3562 */    MCD_OPC_Decode, 249, 12, 95, // Opcode: EXTR_S_H_MM
1318
/* 3566 */    MCD_OPC_FilterValue, 26, 115, 0, 0, // Skip to: 3686
1319
/* 3571 */    MCD_OPC_ExtractField, 11, 3,  // Inst{13-11} ...
1320
/* 3574 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 3588
1321
/* 3579 */    MCD_OPC_CheckPredicate, 8, 175, 11, 0, // Skip to: 6575
1322
/* 3584 */    MCD_OPC_Decode, 166, 12, 76, // Opcode: DPSQ_S_W_PH_MM
1323
/* 3588 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 3602
1324
/* 3593 */    MCD_OPC_CheckPredicate, 8, 161, 11, 0, // Skip to: 6575
1325
/* 3598 */    MCD_OPC_Decode, 243, 12, 78, // Opcode: EXTRV_W_MM
1326
/* 3602 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 3616
1327
/* 3607 */    MCD_OPC_CheckPredicate, 8, 147, 11, 0, // Skip to: 6575
1328
/* 3612 */    MCD_OPC_Decode, 164, 12, 76, // Opcode: DPSQ_SA_L_W_MM
1329
/* 3616 */    MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 3630
1330
/* 3621 */    MCD_OPC_CheckPredicate, 8, 133, 11, 0, // Skip to: 6575
1331
/* 3626 */    MCD_OPC_Decode, 239, 12, 78, // Opcode: EXTRV_R_W_MM
1332
/* 3630 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 3644
1333
/* 3635 */    MCD_OPC_CheckPredicate, 9, 119, 11, 0, // Skip to: 6575
1334
/* 3640 */    MCD_OPC_Decode, 162, 12, 76, // Opcode: DPSQX_S_W_PH_MMR2
1335
/* 3644 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 3658
1336
/* 3649 */    MCD_OPC_CheckPredicate, 8, 105, 11, 0, // Skip to: 6575
1337
/* 3654 */    MCD_OPC_Decode, 237, 12, 78, // Opcode: EXTRV_RS_W_MM
1338
/* 3658 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 3672
1339
/* 3663 */    MCD_OPC_CheckPredicate, 9, 91, 11, 0, // Skip to: 6575
1340
/* 3668 */    MCD_OPC_Decode, 160, 12, 76, // Opcode: DPSQX_SA_W_PH_MMR2
1341
/* 3672 */    MCD_OPC_FilterValue, 7, 82, 11, 0, // Skip to: 6575
1342
/* 3677 */    MCD_OPC_CheckPredicate, 8, 77, 11, 0, // Skip to: 6575
1343
/* 3682 */    MCD_OPC_Decode, 241, 12, 78, // Opcode: EXTRV_S_H_MM
1344
/* 3686 */    MCD_OPC_FilterValue, 27, 16, 0, 0, // Skip to: 3707
1345
/* 3691 */    MCD_OPC_CheckPredicate, 10, 63, 11, 0, // Skip to: 6575
1346
/* 3696 */    MCD_OPC_CheckField, 14, 2, 0, 56, 11, 0, // Skip to: 6575
1347
/* 3703 */    MCD_OPC_Decode, 168, 18, 69, // Opcode: MTGC0_MM
1348
/* 3707 */    MCD_OPC_FilterValue, 28, 47, 0, 0, // Skip to: 3759
1349
/* 3712 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
1350
/* 3715 */    MCD_OPC_FilterValue, 1, 25, 0, 0, // Skip to: 3745
1351
/* 3720 */    MCD_OPC_CheckPredicate, 6, 11, 0, 0, // Skip to: 3736
1352
/* 3725 */    MCD_OPC_CheckField, 21, 5, 0, 4, 0, 0, // Skip to: 3736
1353
/* 3732 */    MCD_OPC_Decode, 144, 15, 92, // Opcode: JR_MM
1354
/* 3736 */    MCD_OPC_CheckPredicate, 6, 18, 11, 0, // Skip to: 6575
1355
/* 3741 */    MCD_OPC_Decode, 249, 14, 80, // Opcode: JALR_MM
1356
/* 3745 */    MCD_OPC_FilterValue, 9, 9, 11, 0, // Skip to: 6575
1357
/* 3750 */    MCD_OPC_CheckPredicate, 6, 4, 11, 0, // Skip to: 6575
1358
/* 3755 */    MCD_OPC_Decode, 246, 14, 80, // Opcode: JALRS_MM
1359
/* 3759 */    MCD_OPC_FilterValue, 29, 251, 10, 0, // Skip to: 6575
1360
/* 3764 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
1361
/* 3767 */    MCD_OPC_FilterValue, 8, 16, 0, 0, // Skip to: 3788
1362
/* 3772 */    MCD_OPC_CheckPredicate, 7, 238, 10, 0, // Skip to: 6575
1363
/* 3777 */    MCD_OPC_CheckField, 21, 5, 0, 231, 10, 0, // Skip to: 6575
1364
/* 3784 */    MCD_OPC_Decode, 232, 11, 92, // Opcode: DI_MM
1365
/* 3788 */    MCD_OPC_FilterValue, 10, 222, 10, 0, // Skip to: 6575
1366
/* 3793 */    MCD_OPC_CheckPredicate, 7, 217, 10, 0, // Skip to: 6575
1367
/* 3798 */    MCD_OPC_CheckField, 21, 5, 0, 210, 10, 0, // Skip to: 6575
1368
/* 3805 */    MCD_OPC_Decode, 211, 12, 92, // Opcode: EI_MM
1369
/* 3809 */    MCD_OPC_FilterValue, 61, 201, 10, 0, // Skip to: 6575
1370
/* 3814 */    MCD_OPC_CheckPredicate, 8, 196, 10, 0, // Skip to: 6575
1371
/* 3819 */    MCD_OPC_CheckField, 6, 5, 0, 189, 10, 0, // Skip to: 6575
1372
/* 3826 */    MCD_OPC_Decode, 145, 20, 96, // Opcode: REPL_PH_MM
1373
/* 3830 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 3844
1374
/* 3835 */    MCD_OPC_CheckPredicate, 6, 175, 10, 0, // Skip to: 6575
1375
/* 3840 */    MCD_OPC_Decode, 203, 6, 97, // Opcode: ADDi_MM
1376
/* 3844 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 3858
1377
/* 3849 */    MCD_OPC_CheckPredicate, 7, 161, 10, 0, // Skip to: 6575
1378
/* 3854 */    MCD_OPC_Decode, 178, 15, 98, // Opcode: LBu_MM
1379
/* 3858 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 3872
1380
/* 3863 */    MCD_OPC_CheckPredicate, 7, 147, 10, 0, // Skip to: 6575
1381
/* 3868 */    MCD_OPC_Decode, 202, 20, 98, // Opcode: SB_MM
1382
/* 3872 */    MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 3886
1383
/* 3877 */    MCD_OPC_CheckPredicate, 7, 133, 10, 0, // Skip to: 6575
1384
/* 3882 */    MCD_OPC_Decode, 170, 15, 98, // Opcode: LB_MM
1385
/* 3886 */    MCD_OPC_FilterValue, 8, 73, 0, 0, // Skip to: 3964
1386
/* 3891 */    MCD_OPC_ExtractField, 12, 4,  // Inst{15-12} ...
1387
/* 3894 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 3908
1388
/* 3899 */    MCD_OPC_CheckPredicate, 7, 111, 10, 0, // Skip to: 6575
1389
/* 3904 */    MCD_OPC_Decode, 161, 16, 99, // Opcode: LWP_MM
1390
/* 3908 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 3922
1391
/* 3913 */    MCD_OPC_CheckPredicate, 7, 97, 10, 0, // Skip to: 6575
1392
/* 3918 */    MCD_OPC_Decode, 156, 16, 99, // Opcode: LWM32_MM
1393
/* 3922 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 3936
1394
/* 3927 */    MCD_OPC_CheckPredicate, 6, 83, 10, 0, // Skip to: 6575
1395
/* 3932 */    MCD_OPC_Decode, 249, 8, 100, // Opcode: CACHE_MM
1396
/* 3936 */    MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 3950
1397
/* 3941 */    MCD_OPC_CheckPredicate, 7, 69, 10, 0, // Skip to: 6575
1398
/* 3946 */    MCD_OPC_Decode, 156, 23, 99, // Opcode: SWP_MM
1399
/* 3950 */    MCD_OPC_FilterValue, 13, 60, 10, 0, // Skip to: 6575
1400
/* 3955 */    MCD_OPC_CheckPredicate, 7, 55, 10, 0, // Skip to: 6575
1401
/* 3960 */    MCD_OPC_Decode, 153, 23, 99, // Opcode: SWM32_MM
1402
/* 3964 */    MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 3978
1403
/* 3969 */    MCD_OPC_CheckPredicate, 6, 41, 10, 0, // Skip to: 6575
1404
/* 3974 */    MCD_OPC_Decode, 205, 6, 97, // Opcode: ADDiu_MM
1405
/* 3978 */    MCD_OPC_FilterValue, 13, 9, 0, 0, // Skip to: 3992
1406
/* 3983 */    MCD_OPC_CheckPredicate, 7, 27, 10, 0, // Skip to: 6575
1407
/* 3988 */    MCD_OPC_Decode, 230, 15, 98, // Opcode: LHu_MM
1408
/* 3992 */    MCD_OPC_FilterValue, 14, 9, 0, 0, // Skip to: 4006
1409
/* 3997 */    MCD_OPC_CheckPredicate, 7, 13, 10, 0, // Skip to: 6575
1410
/* 4002 */    MCD_OPC_Decode, 204, 21, 98, // Opcode: SH_MM
1411
/* 4006 */    MCD_OPC_FilterValue, 15, 9, 0, 0, // Skip to: 4020
1412
/* 4011 */    MCD_OPC_CheckPredicate, 7, 255, 9, 0, // Skip to: 6575
1413
/* 4016 */    MCD_OPC_Decode, 223, 15, 98, // Opcode: LH_MM
1414
/* 4020 */    MCD_OPC_FilterValue, 16, 83, 1, 0, // Skip to: 4364
1415
/* 4025 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
1416
/* 4028 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 4042
1417
/* 4033 */    MCD_OPC_CheckPredicate, 6, 233, 9, 0, // Skip to: 6575
1418
/* 4038 */    MCD_OPC_Decode, 165, 8, 101, // Opcode: BLTZ_MM
1419
/* 4042 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 4056
1420
/* 4047 */    MCD_OPC_CheckPredicate, 6, 219, 9, 0, // Skip to: 6575
1421
/* 4052 */    MCD_OPC_Decode, 160, 8, 101, // Opcode: BLTZAL_MM
1422
/* 4056 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 4070
1423
/* 4061 */    MCD_OPC_CheckPredicate, 6, 205, 9, 0, // Skip to: 6575
1424
/* 4066 */    MCD_OPC_Decode, 231, 7, 101, // Opcode: BGEZ_MM
1425
/* 4070 */    MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 4084
1426
/* 4075 */    MCD_OPC_CheckPredicate, 6, 191, 9, 0, // Skip to: 6575
1427
/* 4080 */    MCD_OPC_Decode, 226, 7, 101, // Opcode: BGEZAL_MM
1428
/* 4084 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 4098
1429
/* 4089 */    MCD_OPC_CheckPredicate, 6, 177, 9, 0, // Skip to: 6575
1430
/* 4094 */    MCD_OPC_Decode, 142, 8, 101, // Opcode: BLEZ_MM
1431
/* 4098 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 4112
1432
/* 4103 */    MCD_OPC_CheckPredicate, 6, 163, 9, 0, // Skip to: 6575
1433
/* 4108 */    MCD_OPC_Decode, 195, 8, 101, // Opcode: BNEZC_MM
1434
/* 4112 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 4126
1435
/* 4117 */    MCD_OPC_CheckPredicate, 6, 149, 9, 0, // Skip to: 6575
1436
/* 4122 */    MCD_OPC_Decode, 240, 7, 101, // Opcode: BGTZ_MM
1437
/* 4126 */    MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 4140
1438
/* 4131 */    MCD_OPC_CheckPredicate, 6, 135, 9, 0, // Skip to: 6575
1439
/* 4136 */    MCD_OPC_Decode, 205, 7, 101, // Opcode: BEQZC_MM
1440
/* 4140 */    MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 4154
1441
/* 4145 */    MCD_OPC_CheckPredicate, 6, 121, 9, 0, // Skip to: 6575
1442
/* 4150 */    MCD_OPC_Decode, 253, 23, 102, // Opcode: TLTI_MM
1443
/* 4154 */    MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 4168
1444
/* 4159 */    MCD_OPC_CheckPredicate, 6, 107, 9, 0, // Skip to: 6575
1445
/* 4164 */    MCD_OPC_Decode, 216, 23, 102, // Opcode: TGEI_MM
1446
/* 4168 */    MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 4182
1447
/* 4173 */    MCD_OPC_CheckPredicate, 6, 93, 9, 0, // Skip to: 6575
1448
/* 4178 */    MCD_OPC_Decode, 252, 23, 102, // Opcode: TLTIU_MM
1449
/* 4182 */    MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 4196
1450
/* 4187 */    MCD_OPC_CheckPredicate, 6, 79, 9, 0, // Skip to: 6575
1451
/* 4192 */    MCD_OPC_Decode, 215, 23, 102, // Opcode: TGEIU_MM
1452
/* 4196 */    MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 4210
1453
/* 4201 */    MCD_OPC_CheckPredicate, 6, 65, 9, 0, // Skip to: 6575
1454
/* 4206 */    MCD_OPC_Decode, 131, 24, 102, // Opcode: TNEI_MM
1455
/* 4210 */    MCD_OPC_FilterValue, 13, 9, 0, 0, // Skip to: 4224
1456
/* 4215 */    MCD_OPC_CheckPredicate, 6, 51, 9, 0, // Skip to: 6575
1457
/* 4220 */    MCD_OPC_Decode, 130, 16, 103, // Opcode: LUi_MM
1458
/* 4224 */    MCD_OPC_FilterValue, 14, 9, 0, 0, // Skip to: 4238
1459
/* 4229 */    MCD_OPC_CheckPredicate, 6, 37, 9, 0, // Skip to: 6575
1460
/* 4234 */    MCD_OPC_Decode, 209, 23, 102, // Opcode: TEQI_MM
1461
/* 4238 */    MCD_OPC_FilterValue, 16, 9, 0, 0, // Skip to: 4252
1462
/* 4243 */    MCD_OPC_CheckPredicate, 6, 23, 9, 0, // Skip to: 6575
1463
/* 4248 */    MCD_OPC_Decode, 175, 23, 104, // Opcode: SYNCI_MM
1464
/* 4252 */    MCD_OPC_FilterValue, 17, 9, 0, 0, // Skip to: 4266
1465
/* 4257 */    MCD_OPC_CheckPredicate, 6, 9, 9, 0, // Skip to: 6575
1466
/* 4262 */    MCD_OPC_Decode, 159, 8, 101, // Opcode: BLTZALS_MM
1467
/* 4266 */    MCD_OPC_FilterValue, 19, 9, 0, 0, // Skip to: 4280
1468
/* 4271 */    MCD_OPC_CheckPredicate, 6, 251, 8, 0, // Skip to: 6575
1469
/* 4276 */    MCD_OPC_Decode, 225, 7, 101, // Opcode: BGEZALS_MM
1470
/* 4280 */    MCD_OPC_FilterValue, 25, 16, 0, 0, // Skip to: 4301
1471
/* 4285 */    MCD_OPC_CheckPredicate, 11, 237, 8, 0, // Skip to: 6575
1472
/* 4290 */    MCD_OPC_CheckField, 16, 5, 0, 230, 8, 0, // Skip to: 6575
1473
/* 4297 */    MCD_OPC_Decode, 209, 8, 105, // Opcode: BPOSGE32C_MMR3
1474
/* 4301 */    MCD_OPC_FilterValue, 27, 16, 0, 0, // Skip to: 4322
1475
/* 4306 */    MCD_OPC_CheckPredicate, 12, 216, 8, 0, // Skip to: 6575
1476
/* 4311 */    MCD_OPC_CheckField, 16, 5, 0, 209, 8, 0, // Skip to: 6575
1477
/* 4318 */    MCD_OPC_Decode, 210, 8, 106, // Opcode: BPOSGE32_MM
1478
/* 4322 */    MCD_OPC_FilterValue, 28, 16, 0, 0, // Skip to: 4343
1479
/* 4327 */    MCD_OPC_CheckPredicate, 13, 195, 8, 0, // Skip to: 6575
1480
/* 4332 */    MCD_OPC_CheckField, 16, 2, 0, 188, 8, 0, // Skip to: 6575
1481
/* 4339 */    MCD_OPC_Decode, 168, 7, 107, // Opcode: BC1F_MM
1482
/* 4343 */    MCD_OPC_FilterValue, 29, 179, 8, 0, // Skip to: 6575
1483
/* 4348 */    MCD_OPC_CheckPredicate, 13, 174, 8, 0, // Skip to: 6575
1484
/* 4353 */    MCD_OPC_CheckField, 16, 2, 0, 167, 8, 0, // Skip to: 6575
1485
/* 4360 */    MCD_OPC_Decode, 173, 7, 107, // Opcode: BC1T_MM
1486
/* 4364 */    MCD_OPC_FilterValue, 20, 9, 0, 0, // Skip to: 4378
1487
/* 4369 */    MCD_OPC_CheckPredicate, 6, 153, 8, 0, // Skip to: 6575
1488
/* 4374 */    MCD_OPC_Decode, 177, 19, 108, // Opcode: ORi_MM
1489
/* 4378 */    MCD_OPC_FilterValue, 21, 234, 5, 0, // Skip to: 5897
1490
/* 4383 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
1491
/* 4386 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 4400
1492
/* 4391 */    MCD_OPC_CheckPredicate, 14, 131, 8, 0, // Skip to: 6575
1493
/* 4396 */    MCD_OPC_Decode, 219, 16, 109, // Opcode: MADD_S_MM
1494
/* 4400 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 4414
1495
/* 4405 */    MCD_OPC_CheckPredicate, 14, 117, 8, 0, // Skip to: 6575
1496
/* 4410 */    MCD_OPC_Decode, 143, 19, 109, // Opcode: NMADD_S_MM
1497
/* 4414 */    MCD_OPC_FilterValue, 8, 59, 0, 0, // Skip to: 4478
1498
/* 4419 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
1499
/* 4422 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 4436
1500
/* 4427 */    MCD_OPC_CheckPredicate, 13, 95, 8, 0, // Skip to: 6575
1501
/* 4432 */    MCD_OPC_Decode, 173, 16, 110, // Opcode: LWXC1_MM
1502
/* 4436 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 4450
1503
/* 4441 */    MCD_OPC_CheckPredicate, 13, 81, 8, 0, // Skip to: 6575
1504
/* 4446 */    MCD_OPC_Decode, 166, 23, 110, // Opcode: SWXC1_MM
1505
/* 4450 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 4464
1506
/* 4455 */    MCD_OPC_CheckPredicate, 15, 67, 8, 0, // Skip to: 6575
1507
/* 4460 */    MCD_OPC_Decode, 255, 15, 111, // Opcode: LUXC1_MM
1508
/* 4464 */    MCD_OPC_FilterValue, 6, 58, 8, 0, // Skip to: 6575
1509
/* 4469 */    MCD_OPC_CheckPredicate, 15, 53, 8, 0, // Skip to: 6575
1510
/* 4474 */    MCD_OPC_Decode, 255, 22, 111, // Opcode: SUXC1_MM
1511
/* 4478 */    MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 4492
1512
/* 4483 */    MCD_OPC_CheckPredicate, 16, 39, 8, 0, // Skip to: 6575
1513
/* 4488 */    MCD_OPC_Decode, 211, 16, 112, // Opcode: MADD_D32_MM
1514
/* 4492 */    MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 4506
1515
/* 4497 */    MCD_OPC_CheckPredicate, 16, 25, 8, 0, // Skip to: 6575
1516
/* 4502 */    MCD_OPC_Decode, 140, 19, 112, // Opcode: NMADD_D32_MM
1517
/* 4506 */    MCD_OPC_FilterValue, 32, 101, 0, 0, // Skip to: 4612
1518
/* 4511 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
1519
/* 4514 */    MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 4535
1520
/* 4519 */    MCD_OPC_CheckPredicate, 13, 3, 8, 0, // Skip to: 6575
1521
/* 4524 */    MCD_OPC_CheckField, 11, 2, 0, 252, 7, 0, // Skip to: 6575
1522
/* 4531 */    MCD_OPC_Decode, 224, 17, 113, // Opcode: MOVF_S_MM
1523
/* 4535 */    MCD_OPC_FilterValue, 1, 16, 0, 0, // Skip to: 4556
1524
/* 4540 */    MCD_OPC_CheckPredicate, 13, 238, 7, 0, // Skip to: 6575
1525
/* 4545 */    MCD_OPC_CheckField, 11, 2, 0, 231, 7, 0, // Skip to: 6575
1526
/* 4552 */    MCD_OPC_Decode, 245, 17, 113, // Opcode: MOVT_S_MM
1527
/* 4556 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 4570
1528
/* 4561 */    MCD_OPC_CheckPredicate, 6, 217, 7, 0, // Skip to: 6575
1529
/* 4566 */    MCD_OPC_Decode, 241, 19, 114, // Opcode: PREFX_MM
1530
/* 4570 */    MCD_OPC_FilterValue, 8, 16, 0, 0, // Skip to: 4591
1531
/* 4575 */    MCD_OPC_CheckPredicate, 17, 203, 7, 0, // Skip to: 6575
1532
/* 4580 */    MCD_OPC_CheckField, 11, 2, 0, 196, 7, 0, // Skip to: 6575
1533
/* 4587 */    MCD_OPC_Decode, 218, 17, 115, // Opcode: MOVF_D32_MM
1534
/* 4591 */    MCD_OPC_FilterValue, 9, 187, 7, 0, // Skip to: 6575
1535
/* 4596 */    MCD_OPC_CheckPredicate, 17, 182, 7, 0, // Skip to: 6575
1536
/* 4601 */    MCD_OPC_CheckField, 11, 2, 0, 175, 7, 0, // Skip to: 6575
1537
/* 4608 */    MCD_OPC_Decode, 239, 17, 115, // Opcode: MOVT_D32_MM
1538
/* 4612 */    MCD_OPC_FilterValue, 33, 9, 0, 0, // Skip to: 4626
1539
/* 4617 */    MCD_OPC_CheckPredicate, 14, 161, 7, 0, // Skip to: 6575
1540
/* 4622 */    MCD_OPC_Decode, 155, 18, 109, // Opcode: MSUB_S_MM
1541
/* 4626 */    MCD_OPC_FilterValue, 34, 9, 0, 0, // Skip to: 4640
1542
/* 4631 */    MCD_OPC_CheckPredicate, 14, 147, 7, 0, // Skip to: 6575
1543
/* 4636 */    MCD_OPC_Decode, 148, 19, 109, // Opcode: NMSUB_S_MM
1544
/* 4640 */    MCD_OPC_FilterValue, 41, 9, 0, 0, // Skip to: 4654
1545
/* 4645 */    MCD_OPC_CheckPredicate, 16, 133, 7, 0, // Skip to: 6575
1546
/* 4650 */    MCD_OPC_Decode, 147, 18, 112, // Opcode: MSUB_D32_MM
1547
/* 4654 */    MCD_OPC_FilterValue, 42, 9, 0, 0, // Skip to: 4668
1548
/* 4659 */    MCD_OPC_CheckPredicate, 16, 119, 7, 0, // Skip to: 6575
1549
/* 4664 */    MCD_OPC_Decode, 145, 19, 112, // Opcode: NMSUB_D32_MM
1550
/* 4668 */    MCD_OPC_FilterValue, 48, 59, 0, 0, // Skip to: 4732
1551
/* 4673 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
1552
/* 4676 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 4690
1553
/* 4681 */    MCD_OPC_CheckPredicate, 18, 97, 7, 0, // Skip to: 6575
1554
/* 4686 */    MCD_OPC_Decode, 138, 13, 116, // Opcode: FADD_D32_MM
1555
/* 4690 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 4704
1556
/* 4695 */    MCD_OPC_CheckPredicate, 18, 83, 7, 0, // Skip to: 6575
1557
/* 4700 */    MCD_OPC_Decode, 156, 14, 116, // Opcode: FSUB_D32_MM
1558
/* 4704 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 4718
1559
/* 4709 */    MCD_OPC_CheckPredicate, 18, 69, 7, 0, // Skip to: 6575
1560
/* 4714 */    MCD_OPC_Decode, 239, 13, 116, // Opcode: FMUL_D32_MM
1561
/* 4718 */    MCD_OPC_FilterValue, 7, 60, 7, 0, // Skip to: 6575
1562
/* 4723 */    MCD_OPC_CheckPredicate, 18, 55, 7, 0, // Skip to: 6575
1563
/* 4728 */    MCD_OPC_Decode, 177, 13, 116, // Opcode: FDIV_D32_MM
1564
/* 4732 */    MCD_OPC_FilterValue, 56, 59, 0, 0, // Skip to: 4796
1565
/* 4737 */    MCD_OPC_ExtractField, 6, 4,  // Inst{9-6} ...
1566
/* 4740 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 4754
1567
/* 4745 */    MCD_OPC_CheckPredicate, 13, 33, 7, 0, // Skip to: 6575
1568
/* 4750 */    MCD_OPC_Decode, 236, 17, 117, // Opcode: MOVN_I_S_MM
1569
/* 4754 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 4768
1570
/* 4759 */    MCD_OPC_CheckPredicate, 13, 19, 7, 0, // Skip to: 6575
1571
/* 4764 */    MCD_OPC_Decode, 129, 18, 117, // Opcode: MOVZ_I_S_MM
1572
/* 4768 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 4782
1573
/* 4773 */    MCD_OPC_CheckPredicate, 17, 5, 7, 0, // Skip to: 6575
1574
/* 4778 */    MCD_OPC_Decode, 230, 17, 118, // Opcode: MOVN_I_D32_MM
1575
/* 4782 */    MCD_OPC_FilterValue, 5, 252, 6, 0, // Skip to: 6575
1576
/* 4787 */    MCD_OPC_CheckPredicate, 17, 247, 6, 0, // Skip to: 6575
1577
/* 4792 */    MCD_OPC_Decode, 251, 17, 118, // Opcode: MOVZ_I_D32_MM
1578
/* 4796 */    MCD_OPC_FilterValue, 59, 96, 2, 0, // Skip to: 5409
1579
/* 4801 */    MCD_OPC_ExtractField, 6, 7,  // Inst{12-6} ...
1580
/* 4804 */    MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 4825
1581
/* 4809 */    MCD_OPC_CheckPredicate, 19, 225, 6, 0, // Skip to: 6575
1582
/* 4814 */    MCD_OPC_CheckField, 13, 3, 1, 218, 6, 0, // Skip to: 6575
1583
/* 4821 */    MCD_OPC_Decode, 134, 17, 119, // Opcode: MFC1_MM
1584
/* 4825 */    MCD_OPC_FilterValue, 1, 16, 0, 0, // Skip to: 4846
1585
/* 4830 */    MCD_OPC_CheckPredicate, 18, 204, 6, 0, // Skip to: 6575
1586
/* 4835 */    MCD_OPC_CheckField, 13, 3, 1, 197, 6, 0, // Skip to: 6575
1587
/* 4842 */    MCD_OPC_Decode, 228, 13, 120, // Opcode: FMOV_D32_MM
1588
/* 4846 */    MCD_OPC_FilterValue, 4, 31, 0, 0, // Skip to: 4882
1589
/* 4851 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1590
/* 4854 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 4868
1591
/* 4859 */    MCD_OPC_CheckPredicate, 20, 175, 6, 0, // Skip to: 6575
1592
/* 4864 */    MCD_OPC_Decode, 197, 10, 121, // Opcode: CVT_L_S_MM
1593
/* 4868 */    MCD_OPC_FilterValue, 2, 166, 6, 0, // Skip to: 6575
1594
/* 4873 */    MCD_OPC_CheckPredicate, 20, 161, 6, 0, // Skip to: 6575
1595
/* 4878 */    MCD_OPC_Decode, 194, 10, 122, // Opcode: CVT_L_D64_MM
1596
/* 4882 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 4896
1597
/* 4887 */    MCD_OPC_CheckPredicate, 13, 147, 6, 0, // Skip to: 6575
1598
/* 4892 */    MCD_OPC_Decode, 222, 17, 123, // Opcode: MOVF_I_MM
1599
/* 4896 */    MCD_OPC_FilterValue, 8, 31, 0, 0, // Skip to: 4932
1600
/* 4901 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1601
/* 4904 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 4918
1602
/* 4909 */    MCD_OPC_CheckPredicate, 19, 125, 6, 0, // Skip to: 6575
1603
/* 4914 */    MCD_OPC_Decode, 178, 20, 124, // Opcode: RSQRT_S_MM
1604
/* 4918 */    MCD_OPC_FilterValue, 2, 116, 6, 0, // Skip to: 6575
1605
/* 4923 */    MCD_OPC_CheckPredicate, 18, 111, 6, 0, // Skip to: 6575
1606
/* 4928 */    MCD_OPC_Decode, 174, 20, 120, // Opcode: RSQRT_D32_MM
1607
/* 4932 */    MCD_OPC_FilterValue, 13, 31, 0, 0, // Skip to: 4968
1608
/* 4937 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1609
/* 4940 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 4954
1610
/* 4945 */    MCD_OPC_CheckPredicate, 19, 89, 6, 0, // Skip to: 6575
1611
/* 4950 */    MCD_OPC_Decode, 135, 13, 124, // Opcode: FABS_S_MM
1612
/* 4954 */    MCD_OPC_FilterValue, 1, 80, 6, 0, // Skip to: 6575
1613
/* 4959 */    MCD_OPC_CheckPredicate, 18, 75, 6, 0, // Skip to: 6575
1614
/* 4964 */    MCD_OPC_Decode, 131, 13, 120, // Opcode: FABS_D32_MM
1615
/* 4968 */    MCD_OPC_FilterValue, 32, 16, 0, 0, // Skip to: 4989
1616
/* 4973 */    MCD_OPC_CheckPredicate, 19, 61, 6, 0, // Skip to: 6575
1617
/* 4978 */    MCD_OPC_CheckField, 13, 3, 1, 54, 6, 0, // Skip to: 6575
1618
/* 4985 */    MCD_OPC_Decode, 163, 18, 125, // Opcode: MTC1_MM
1619
/* 4989 */    MCD_OPC_FilterValue, 36, 31, 0, 0, // Skip to: 5025
1620
/* 4994 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1621
/* 4997 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 5011
1622
/* 5002 */    MCD_OPC_CheckPredicate, 19, 32, 6, 0, // Skip to: 6575
1623
/* 5007 */    MCD_OPC_Decode, 218, 10, 124, // Opcode: CVT_W_S_MM
1624
/* 5011 */    MCD_OPC_FilterValue, 2, 23, 6, 0, // Skip to: 6575
1625
/* 5016 */    MCD_OPC_CheckPredicate, 18, 18, 6, 0, // Skip to: 6575
1626
/* 5021 */    MCD_OPC_Decode, 214, 10, 126, // Opcode: CVT_W_D32_MM
1627
/* 5025 */    MCD_OPC_FilterValue, 37, 9, 0, 0, // Skip to: 5039
1628
/* 5030 */    MCD_OPC_CheckPredicate, 13, 4, 6, 0, // Skip to: 6575
1629
/* 5035 */    MCD_OPC_Decode, 243, 17, 123, // Opcode: MOVT_I_MM
1630
/* 5039 */    MCD_OPC_FilterValue, 40, 31, 0, 0, // Skip to: 5075
1631
/* 5044 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1632
/* 5047 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 5061
1633
/* 5052 */    MCD_OPC_CheckPredicate, 19, 238, 5, 0, // Skip to: 6575
1634
/* 5057 */    MCD_OPC_Decode, 152, 14, 124, // Opcode: FSQRT_S_MM
1635
/* 5061 */    MCD_OPC_FilterValue, 2, 229, 5, 0, // Skip to: 6575
1636
/* 5066 */    MCD_OPC_CheckPredicate, 18, 224, 5, 0, // Skip to: 6575
1637
/* 5071 */    MCD_OPC_Decode, 148, 14, 120, // Opcode: FSQRT_D32_MM
1638
/* 5075 */    MCD_OPC_FilterValue, 44, 59, 0, 0, // Skip to: 5139
1639
/* 5080 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1640
/* 5083 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 5097
1641
/* 5088 */    MCD_OPC_CheckPredicate, 19, 202, 5, 0, // Skip to: 6575
1642
/* 5093 */    MCD_OPC_Decode, 215, 13, 124, // Opcode: FLOOR_W_S_MM
1643
/* 5097 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 5111
1644
/* 5102 */    MCD_OPC_CheckPredicate, 19, 188, 5, 0, // Skip to: 6575
1645
/* 5107 */    MCD_OPC_Decode, 143, 24, 124, // Opcode: TRUNC_W_S_MM
1646
/* 5111 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 5125
1647
/* 5116 */    MCD_OPC_CheckPredicate, 18, 174, 5, 0, // Skip to: 6575
1648
/* 5121 */    MCD_OPC_Decode, 213, 13, 126, // Opcode: FLOOR_W_MM
1649
/* 5125 */    MCD_OPC_FilterValue, 3, 165, 5, 0, // Skip to: 6575
1650
/* 5130 */    MCD_OPC_CheckPredicate, 18, 160, 5, 0, // Skip to: 6575
1651
/* 5135 */    MCD_OPC_Decode, 141, 24, 126, // Opcode: TRUNC_W_MM
1652
/* 5139 */    MCD_OPC_FilterValue, 45, 16, 0, 0, // Skip to: 5160
1653
/* 5144 */    MCD_OPC_CheckPredicate, 18, 146, 5, 0, // Skip to: 6575
1654
/* 5149 */    MCD_OPC_CheckField, 13, 3, 1, 139, 5, 0, // Skip to: 6575
1655
/* 5156 */    MCD_OPC_Decode, 248, 13, 120, // Opcode: FNEG_D32_MM
1656
/* 5160 */    MCD_OPC_FilterValue, 64, 32, 0, 0, // Skip to: 5197
1657
/* 5165 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1658
/* 5168 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 5182
1659
/* 5173 */    MCD_OPC_CheckPredicate, 19, 117, 5, 0, // Skip to: 6575
1660
/* 5178 */    MCD_OPC_Decode, 145, 9, 127, // Opcode: CFC1_MM
1661
/* 5182 */    MCD_OPC_FilterValue, 1, 108, 5, 0, // Skip to: 6575
1662
/* 5187 */    MCD_OPC_CheckPredicate, 18, 103, 5, 0, // Skip to: 6575
1663
/* 5192 */    MCD_OPC_Decode, 144, 17, 128, 1, // Opcode: MFHC1_D32_MM
1664
/* 5197 */    MCD_OPC_FilterValue, 72, 31, 0, 0, // Skip to: 5233
1665
/* 5202 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1666
/* 5205 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 5219
1667
/* 5210 */    MCD_OPC_CheckPredicate, 19, 80, 5, 0, // Skip to: 6575
1668
/* 5215 */    MCD_OPC_Decode, 139, 20, 124, // Opcode: RECIP_S_MM
1669
/* 5219 */    MCD_OPC_FilterValue, 2, 71, 5, 0, // Skip to: 6575
1670
/* 5224 */    MCD_OPC_CheckPredicate, 18, 66, 5, 0, // Skip to: 6575
1671
/* 5229 */    MCD_OPC_Decode, 135, 20, 120, // Opcode: RECIP_D32_MM
1672
/* 5233 */    MCD_OPC_FilterValue, 77, 33, 0, 0, // Skip to: 5271
1673
/* 5238 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1674
/* 5241 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 5256
1675
/* 5246 */    MCD_OPC_CheckPredicate, 18, 44, 5, 0, // Skip to: 6575
1676
/* 5251 */    MCD_OPC_Decode, 184, 10, 129, 1, // Opcode: CVT_D32_S_MM
1677
/* 5256 */    MCD_OPC_FilterValue, 1, 34, 5, 0, // Skip to: 6575
1678
/* 5261 */    MCD_OPC_CheckPredicate, 18, 29, 5, 0, // Skip to: 6575
1679
/* 5266 */    MCD_OPC_Decode, 186, 10, 129, 1, // Opcode: CVT_D32_W_MM
1680
/* 5271 */    MCD_OPC_FilterValue, 96, 33, 0, 0, // Skip to: 5309
1681
/* 5276 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1682
/* 5279 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 5294
1683
/* 5284 */    MCD_OPC_CheckPredicate, 19, 6, 5, 0, // Skip to: 6575
1684
/* 5289 */    MCD_OPC_Decode, 180, 10, 130, 1, // Opcode: CTC1_MM
1685
/* 5294 */    MCD_OPC_FilterValue, 1, 252, 4, 0, // Skip to: 6575
1686
/* 5299 */    MCD_OPC_CheckPredicate, 18, 247, 4, 0, // Skip to: 6575
1687
/* 5304 */    MCD_OPC_Decode, 173, 18, 131, 1, // Opcode: MTHC1_D32_MM
1688
/* 5309 */    MCD_OPC_FilterValue, 108, 59, 0, 0, // Skip to: 5373
1689
/* 5314 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1690
/* 5317 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 5331
1691
/* 5322 */    MCD_OPC_CheckPredicate, 19, 224, 4, 0, // Skip to: 6575
1692
/* 5327 */    MCD_OPC_Decode, 134, 9, 124, // Opcode: CEIL_W_S_MM
1693
/* 5331 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 5345
1694
/* 5336 */    MCD_OPC_CheckPredicate, 19, 210, 4, 0, // Skip to: 6575
1695
/* 5341 */    MCD_OPC_Decode, 171, 20, 124, // Opcode: ROUND_W_S_MM
1696
/* 5345 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 5359
1697
/* 5350 */    MCD_OPC_CheckPredicate, 18, 196, 4, 0, // Skip to: 6575
1698
/* 5355 */    MCD_OPC_Decode, 132, 9, 126, // Opcode: CEIL_W_MM
1699
/* 5359 */    MCD_OPC_FilterValue, 3, 187, 4, 0, // Skip to: 6575
1700
/* 5364 */    MCD_OPC_CheckPredicate, 18, 182, 4, 0, // Skip to: 6575
1701
/* 5369 */    MCD_OPC_Decode, 169, 20, 126, // Opcode: ROUND_W_MM
1702
/* 5373 */    MCD_OPC_FilterValue, 109, 173, 4, 0, // Skip to: 6575
1703
/* 5378 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
1704
/* 5381 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 5395
1705
/* 5386 */    MCD_OPC_CheckPredicate, 18, 160, 4, 0, // Skip to: 6575
1706
/* 5391 */    MCD_OPC_Decode, 203, 10, 126, // Opcode: CVT_S_D32_MM
1707
/* 5395 */    MCD_OPC_FilterValue, 1, 151, 4, 0, // Skip to: 6575
1708
/* 5400 */    MCD_OPC_CheckPredicate, 19, 146, 4, 0, // Skip to: 6575
1709
/* 5405 */    MCD_OPC_Decode, 211, 10, 124, // Opcode: CVT_S_W_MM
1710
/* 5409 */    MCD_OPC_FilterValue, 60, 137, 4, 0, // Skip to: 6575
1711
/* 5414 */    MCD_OPC_ExtractField, 6, 7,  // Inst{12-6} ...
1712
/* 5417 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 5432
1713
/* 5422 */    MCD_OPC_CheckPredicate, 13, 124, 4, 0, // Skip to: 6575
1714
/* 5427 */    MCD_OPC_Decode, 231, 10, 132, 1, // Opcode: C_F_S_MM
1715
/* 5432 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 5447
1716
/* 5437 */    MCD_OPC_CheckPredicate, 13, 109, 4, 0, // Skip to: 6575
1717
/* 5442 */    MCD_OPC_Decode, 187, 11, 132, 1, // Opcode: C_UN_S_MM
1718
/* 5447 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 5462
1719
/* 5452 */    MCD_OPC_CheckPredicate, 13, 94, 4, 0, // Skip to: 6575
1720
/* 5457 */    MCD_OPC_Decode, 225, 10, 132, 1, // Opcode: C_EQ_S_MM
1721
/* 5462 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 5477
1722
/* 5467 */    MCD_OPC_CheckPredicate, 13, 79, 4, 0, // Skip to: 6575
1723
/* 5472 */    MCD_OPC_Decode, 169, 11, 132, 1, // Opcode: C_UEQ_S_MM
1724
/* 5477 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 5492
1725
/* 5482 */    MCD_OPC_CheckPredicate, 13, 64, 4, 0, // Skip to: 6575
1726
/* 5487 */    MCD_OPC_Decode, 151, 11, 132, 1, // Opcode: C_OLT_S_MM
1727
/* 5492 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 5507
1728
/* 5497 */    MCD_OPC_CheckPredicate, 13, 49, 4, 0, // Skip to: 6575
1729
/* 5502 */    MCD_OPC_Decode, 181, 11, 132, 1, // Opcode: C_ULT_S_MM
1730
/* 5507 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 5522
1731
/* 5512 */    MCD_OPC_CheckPredicate, 13, 34, 4, 0, // Skip to: 6575
1732
/* 5517 */    MCD_OPC_Decode, 145, 11, 132, 1, // Opcode: C_OLE_S_MM
1733
/* 5522 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 5537
1734
/* 5527 */    MCD_OPC_CheckPredicate, 13, 19, 4, 0, // Skip to: 6575
1735
/* 5532 */    MCD_OPC_Decode, 175, 11, 132, 1, // Opcode: C_ULE_S_MM
1736
/* 5537 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 5552
1737
/* 5542 */    MCD_OPC_CheckPredicate, 13, 4, 4, 0, // Skip to: 6575
1738
/* 5547 */    MCD_OPC_Decode, 163, 11, 132, 1, // Opcode: C_SF_S_MM
1739
/* 5552 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 5567
1740
/* 5557 */    MCD_OPC_CheckPredicate, 13, 245, 3, 0, // Skip to: 6575
1741
/* 5562 */    MCD_OPC_Decode, 255, 10, 132, 1, // Opcode: C_NGLE_S_MM
1742
/* 5567 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 5582
1743
/* 5572 */    MCD_OPC_CheckPredicate, 13, 230, 3, 0, // Skip to: 6575
1744
/* 5577 */    MCD_OPC_Decode, 157, 11, 132, 1, // Opcode: C_SEQ_S_MM
1745
/* 5582 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 5597
1746
/* 5587 */    MCD_OPC_CheckPredicate, 13, 215, 3, 0, // Skip to: 6575
1747
/* 5592 */    MCD_OPC_Decode, 133, 11, 132, 1, // Opcode: C_NGL_S_MM
1748
/* 5597 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 5612
1749
/* 5602 */    MCD_OPC_CheckPredicate, 13, 200, 3, 0, // Skip to: 6575
1750
/* 5607 */    MCD_OPC_Decode, 243, 10, 132, 1, // Opcode: C_LT_S_MM
1751
/* 5612 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 5627
1752
/* 5617 */    MCD_OPC_CheckPredicate, 13, 185, 3, 0, // Skip to: 6575
1753
/* 5622 */    MCD_OPC_Decode, 249, 10, 132, 1, // Opcode: C_NGE_S_MM
1754
/* 5627 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 5642
1755
/* 5632 */    MCD_OPC_CheckPredicate, 13, 170, 3, 0, // Skip to: 6575
1756
/* 5637 */    MCD_OPC_Decode, 237, 10, 132, 1, // Opcode: C_LE_S_MM
1757
/* 5642 */    MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 5657
1758
/* 5647 */    MCD_OPC_CheckPredicate, 13, 155, 3, 0, // Skip to: 6575
1759
/* 5652 */    MCD_OPC_Decode, 139, 11, 132, 1, // Opcode: C_NGT_S_MM
1760
/* 5657 */    MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 5672
1761
/* 5662 */    MCD_OPC_CheckPredicate, 17, 140, 3, 0, // Skip to: 6575
1762
/* 5667 */    MCD_OPC_Decode, 227, 10, 133, 1, // Opcode: C_F_D32_MM
1763
/* 5672 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 5687
1764
/* 5677 */    MCD_OPC_CheckPredicate, 17, 125, 3, 0, // Skip to: 6575
1765
/* 5682 */    MCD_OPC_Decode, 183, 11, 133, 1, // Opcode: C_UN_D32_MM
1766
/* 5687 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 5702
1767
/* 5692 */    MCD_OPC_CheckPredicate, 17, 110, 3, 0, // Skip to: 6575
1768
/* 5697 */    MCD_OPC_Decode, 221, 10, 133, 1, // Opcode: C_EQ_D32_MM
1769
/* 5702 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 5717
1770
/* 5707 */    MCD_OPC_CheckPredicate, 17, 95, 3, 0, // Skip to: 6575
1771
/* 5712 */    MCD_OPC_Decode, 165, 11, 133, 1, // Opcode: C_UEQ_D32_MM
1772
/* 5717 */    MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 5732
1773
/* 5722 */    MCD_OPC_CheckPredicate, 17, 80, 3, 0, // Skip to: 6575
1774
/* 5727 */    MCD_OPC_Decode, 147, 11, 133, 1, // Opcode: C_OLT_D32_MM
1775
/* 5732 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 5747
1776
/* 5737 */    MCD_OPC_CheckPredicate, 17, 65, 3, 0, // Skip to: 6575
1777
/* 5742 */    MCD_OPC_Decode, 177, 11, 133, 1, // Opcode: C_ULT_D32_MM
1778
/* 5747 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 5762
1779
/* 5752 */    MCD_OPC_CheckPredicate, 17, 50, 3, 0, // Skip to: 6575
1780
/* 5757 */    MCD_OPC_Decode, 141, 11, 133, 1, // Opcode: C_OLE_D32_MM
1781
/* 5762 */    MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 5777
1782
/* 5767 */    MCD_OPC_CheckPredicate, 17, 35, 3, 0, // Skip to: 6575
1783
/* 5772 */    MCD_OPC_Decode, 171, 11, 133, 1, // Opcode: C_ULE_D32_MM
1784
/* 5777 */    MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 5792
1785
/* 5782 */    MCD_OPC_CheckPredicate, 17, 20, 3, 0, // Skip to: 6575
1786
/* 5787 */    MCD_OPC_Decode, 159, 11, 133, 1, // Opcode: C_SF_D32_MM
1787
/* 5792 */    MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 5807
1788
/* 5797 */    MCD_OPC_CheckPredicate, 17, 5, 3, 0, // Skip to: 6575
1789
/* 5802 */    MCD_OPC_Decode, 251, 10, 133, 1, // Opcode: C_NGLE_D32_MM
1790
/* 5807 */    MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 5822
1791
/* 5812 */    MCD_OPC_CheckPredicate, 17, 246, 2, 0, // Skip to: 6575
1792
/* 5817 */    MCD_OPC_Decode, 153, 11, 133, 1, // Opcode: C_SEQ_D32_MM
1793
/* 5822 */    MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 5837
1794
/* 5827 */    MCD_OPC_CheckPredicate, 17, 231, 2, 0, // Skip to: 6575
1795
/* 5832 */    MCD_OPC_Decode, 129, 11, 133, 1, // Opcode: C_NGL_D32_MM
1796
/* 5837 */    MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 5852
1797
/* 5842 */    MCD_OPC_CheckPredicate, 17, 216, 2, 0, // Skip to: 6575
1798
/* 5847 */    MCD_OPC_Decode, 239, 10, 133, 1, // Opcode: C_LT_D32_MM
1799
/* 5852 */    MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 5867
1800
/* 5857 */    MCD_OPC_CheckPredicate, 17, 201, 2, 0, // Skip to: 6575
1801
/* 5862 */    MCD_OPC_Decode, 245, 10, 133, 1, // Opcode: C_NGE_D32_MM
1802
/* 5867 */    MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 5882
1803
/* 5872 */    MCD_OPC_CheckPredicate, 17, 186, 2, 0, // Skip to: 6575
1804
/* 5877 */    MCD_OPC_Decode, 233, 10, 133, 1, // Opcode: C_LE_D32_MM
1805
/* 5882 */    MCD_OPC_FilterValue, 31, 176, 2, 0, // Skip to: 6575
1806
/* 5887 */    MCD_OPC_CheckPredicate, 17, 171, 2, 0, // Skip to: 6575
1807
/* 5892 */    MCD_OPC_Decode, 135, 11, 133, 1, // Opcode: C_NGT_D32_MM
1808
/* 5897 */    MCD_OPC_FilterValue, 22, 48, 0, 0, // Skip to: 5950
1809
/* 5902 */    MCD_OPC_ExtractField, 0, 11,  // Inst{10-0} ...
1810
/* 5905 */    MCD_OPC_FilterValue, 197, 1, 9, 0, 0, // Skip to: 5920
1811
/* 5911 */    MCD_OPC_CheckPredicate, 8, 147, 2, 0, // Skip to: 6575
1812
/* 5916 */    MCD_OPC_Decode, 205, 9, 54, // Opcode: CMPGU_EQ_QB_MM
1813
/* 5920 */    MCD_OPC_FilterValue, 133, 2, 9, 0, 0, // Skip to: 5935
1814
/* 5926 */    MCD_OPC_CheckPredicate, 8, 132, 2, 0, // Skip to: 6575
1815
/* 5931 */    MCD_OPC_Decode, 209, 9, 54, // Opcode: CMPGU_LT_QB_MM
1816
/* 5935 */    MCD_OPC_FilterValue, 197, 2, 122, 2, 0, // Skip to: 6575
1817
/* 5941 */    MCD_OPC_CheckPredicate, 8, 117, 2, 0, // Skip to: 6575
1818
/* 5946 */    MCD_OPC_Decode, 207, 9, 54, // Opcode: CMPGU_LE_QB_MM
1819
/* 5950 */    MCD_OPC_FilterValue, 24, 115, 1, 0, // Skip to: 6326
1820
/* 5955 */    MCD_OPC_ExtractField, 12, 4,  // Inst{15-12} ...
1821
/* 5958 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 5972
1822
/* 5963 */    MCD_OPC_CheckPredicate, 6, 95, 2, 0, // Skip to: 6575
1823
/* 5968 */    MCD_OPC_Decode, 153, 16, 99, // Opcode: LWL_MM
1824
/* 5972 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 5986
1825
/* 5977 */    MCD_OPC_CheckPredicate, 6, 81, 2, 0, // Skip to: 6575
1826
/* 5982 */    MCD_OPC_Decode, 166, 16, 99, // Opcode: LWR_MM
1827
/* 5986 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 6000
1828
/* 5991 */    MCD_OPC_CheckPredicate, 6, 67, 2, 0, // Skip to: 6575
1829
/* 5996 */    MCD_OPC_Decode, 242, 19, 100, // Opcode: PREF_MM
1830
/* 6000 */    MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 6014
1831
/* 6005 */    MCD_OPC_CheckPredicate, 6, 53, 2, 0, // Skip to: 6575
1832
/* 6010 */    MCD_OPC_Decode, 243, 15, 99, // Opcode: LL_MM
1833
/* 6014 */    MCD_OPC_FilterValue, 6, 123, 0, 0, // Skip to: 6142
1834
/* 6019 */    MCD_OPC_ExtractField, 9, 3,  // Inst{11-9} ...
1835
/* 6022 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6037
1836
/* 6027 */    MCD_OPC_CheckPredicate, 21, 31, 2, 0, // Skip to: 6575
1837
/* 6032 */    MCD_OPC_Decode, 177, 15, 134, 1, // Opcode: LBuE_MM
1838
/* 6037 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 6052
1839
/* 6042 */    MCD_OPC_CheckPredicate, 21, 16, 2, 0, // Skip to: 6575
1840
/* 6047 */    MCD_OPC_Decode, 229, 15, 134, 1, // Opcode: LHuE_MM
1841
/* 6052 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 6067
1842
/* 6057 */    MCD_OPC_CheckPredicate, 22, 1, 2, 0, // Skip to: 6575
1843
/* 6062 */    MCD_OPC_Decode, 152, 16, 134, 1, // Opcode: LWLE_MM
1844
/* 6067 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 6082
1845
/* 6072 */    MCD_OPC_CheckPredicate, 22, 242, 1, 0, // Skip to: 6575
1846
/* 6077 */    MCD_OPC_Decode, 165, 16, 134, 1, // Opcode: LWRE_MM
1847
/* 6082 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 6097
1848
/* 6087 */    MCD_OPC_CheckPredicate, 21, 227, 1, 0, // Skip to: 6575
1849
/* 6092 */    MCD_OPC_Decode, 158, 15, 134, 1, // Opcode: LBE_MM
1850
/* 6097 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 6112
1851
/* 6102 */    MCD_OPC_CheckPredicate, 21, 212, 1, 0, // Skip to: 6575
1852
/* 6107 */    MCD_OPC_Decode, 210, 15, 134, 1, // Opcode: LHE_MM
1853
/* 6112 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 6127
1854
/* 6117 */    MCD_OPC_CheckPredicate, 21, 197, 1, 0, // Skip to: 6575
1855
/* 6122 */    MCD_OPC_Decode, 241, 15, 134, 1, // Opcode: LLE_MM
1856
/* 6127 */    MCD_OPC_FilterValue, 7, 187, 1, 0, // Skip to: 6575
1857
/* 6132 */    MCD_OPC_CheckPredicate, 21, 182, 1, 0, // Skip to: 6575
1858
/* 6137 */    MCD_OPC_Decode, 145, 16, 134, 1, // Opcode: LWE_MM
1859
/* 6142 */    MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 6156
1860
/* 6147 */    MCD_OPC_CheckPredicate, 6, 167, 1, 0, // Skip to: 6575
1861
/* 6152 */    MCD_OPC_Decode, 150, 23, 99, // Opcode: SWL_MM
1862
/* 6156 */    MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 6170
1863
/* 6161 */    MCD_OPC_CheckPredicate, 6, 153, 1, 0, // Skip to: 6575
1864
/* 6166 */    MCD_OPC_Decode, 161, 23, 99, // Opcode: SWR_MM
1865
/* 6170 */    MCD_OPC_FilterValue, 10, 123, 0, 0, // Skip to: 6298
1866
/* 6175 */    MCD_OPC_ExtractField, 9, 3,  // Inst{11-9} ...
1867
/* 6178 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6193
1868
/* 6183 */    MCD_OPC_CheckPredicate, 22, 131, 1, 0, // Skip to: 6575
1869
/* 6188 */    MCD_OPC_Decode, 149, 23, 134, 1, // Opcode: SWLE_MM
1870
/* 6193 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 6208
1871
/* 6198 */    MCD_OPC_CheckPredicate, 22, 116, 1, 0, // Skip to: 6575
1872
/* 6203 */    MCD_OPC_Decode, 160, 23, 134, 1, // Opcode: SWRE_MM
1873
/* 6208 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 6223
1874
/* 6213 */    MCD_OPC_CheckPredicate, 21, 101, 1, 0, // Skip to: 6575
1875
/* 6218 */    MCD_OPC_Decode, 240, 19, 135, 1, // Opcode: PREFE_MM
1876
/* 6223 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 6238
1877
/* 6228 */    MCD_OPC_CheckPredicate, 21, 86, 1, 0, // Skip to: 6575
1878
/* 6233 */    MCD_OPC_Decode, 248, 8, 135, 1, // Opcode: CACHEE_MM
1879
/* 6238 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 6253
1880
/* 6243 */    MCD_OPC_CheckPredicate, 21, 71, 1, 0, // Skip to: 6575
1881
/* 6248 */    MCD_OPC_Decode, 199, 20, 134, 1, // Opcode: SBE_MM
1882
/* 6253 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 6268
1883
/* 6258 */    MCD_OPC_CheckPredicate, 21, 56, 1, 0, // Skip to: 6575
1884
/* 6263 */    MCD_OPC_Decode, 149, 21, 134, 1, // Opcode: SHE_MM
1885
/* 6268 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 6283
1886
/* 6273 */    MCD_OPC_CheckPredicate, 21, 41, 1, 0, // Skip to: 6575
1887
/* 6278 */    MCD_OPC_Decode, 212, 20, 134, 1, // Opcode: SCE_MM
1888
/* 6283 */    MCD_OPC_FilterValue, 7, 31, 1, 0, // Skip to: 6575
1889
/* 6288 */    MCD_OPC_CheckPredicate, 21, 26, 1, 0, // Skip to: 6575
1890
/* 6293 */    MCD_OPC_Decode, 143, 23, 134, 1, // Opcode: SWE_MM
1891
/* 6298 */    MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 6312
1892
/* 6303 */    MCD_OPC_CheckPredicate, 6, 11, 1, 0, // Skip to: 6575
1893
/* 6308 */    MCD_OPC_Decode, 214, 20, 99, // Opcode: SC_MM
1894
/* 6312 */    MCD_OPC_FilterValue, 14, 2, 1, 0, // Skip to: 6575
1895
/* 6317 */    MCD_OPC_CheckPredicate, 6, 253, 0, 0, // Skip to: 6575
1896
/* 6322 */    MCD_OPC_Decode, 170, 16, 99, // Opcode: LWU_MM
1897
/* 6326 */    MCD_OPC_FilterValue, 28, 9, 0, 0, // Skip to: 6340
1898
/* 6331 */    MCD_OPC_CheckPredicate, 6, 239, 0, 0, // Skip to: 6575
1899
/* 6336 */    MCD_OPC_Decode, 186, 24, 108, // Opcode: XORi_MM
1900
/* 6340 */    MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 6355
1901
/* 6345 */    MCD_OPC_CheckPredicate, 6, 225, 0, 0, // Skip to: 6575
1902
/* 6350 */    MCD_OPC_Decode, 250, 14, 136, 1, // Opcode: JALS_MM
1903
/* 6355 */    MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 6370
1904
/* 6360 */    MCD_OPC_CheckPredicate, 6, 210, 0, 0, // Skip to: 6575
1905
/* 6365 */    MCD_OPC_Decode, 130, 6, 137, 1, // Opcode: ADDIUPC_MM
1906
/* 6370 */    MCD_OPC_FilterValue, 36, 9, 0, 0, // Skip to: 6384
1907
/* 6375 */    MCD_OPC_CheckPredicate, 7, 195, 0, 0, // Skip to: 6575
1908
/* 6380 */    MCD_OPC_Decode, 248, 21, 97, // Opcode: SLTi_MM
1909
/* 6384 */    MCD_OPC_FilterValue, 37, 10, 0, 0, // Skip to: 6399
1910
/* 6389 */    MCD_OPC_CheckPredicate, 6, 181, 0, 0, // Skip to: 6575
1911
/* 6394 */    MCD_OPC_Decode, 208, 7, 138, 1, // Opcode: BEQ_MM
1912
/* 6399 */    MCD_OPC_FilterValue, 38, 10, 0, 0, // Skip to: 6414
1913
/* 6404 */    MCD_OPC_CheckPredicate, 19, 166, 0, 0, // Skip to: 6575
1914
/* 6409 */    MCD_OPC_Decode, 135, 23, 139, 1, // Opcode: SWC1_MM
1915
/* 6414 */    MCD_OPC_FilterValue, 39, 10, 0, 0, // Skip to: 6429
1916
/* 6419 */    MCD_OPC_CheckPredicate, 19, 151, 0, 0, // Skip to: 6575
1917
/* 6424 */    MCD_OPC_Decode, 137, 16, 139, 1, // Opcode: LWC1_MM
1918
/* 6429 */    MCD_OPC_FilterValue, 44, 9, 0, 0, // Skip to: 6443
1919
/* 6434 */    MCD_OPC_CheckPredicate, 7, 136, 0, 0, // Skip to: 6575
1920
/* 6439 */    MCD_OPC_Decode, 251, 21, 97, // Opcode: SLTiu_MM
1921
/* 6443 */    MCD_OPC_FilterValue, 45, 10, 0, 0, // Skip to: 6458
1922
/* 6448 */    MCD_OPC_CheckPredicate, 6, 122, 0, 0, // Skip to: 6575
1923
/* 6453 */    MCD_OPC_Decode, 198, 8, 138, 1, // Opcode: BNE_MM
1924
/* 6458 */    MCD_OPC_FilterValue, 46, 10, 0, 0, // Skip to: 6473
1925
/* 6463 */    MCD_OPC_CheckPredicate, 18, 107, 0, 0, // Skip to: 6575
1926
/* 6468 */    MCD_OPC_Decode, 230, 20, 139, 1, // Opcode: SDC1_MM_D32
1927
/* 6473 */    MCD_OPC_FilterValue, 47, 10, 0, 0, // Skip to: 6488
1928
/* 6478 */    MCD_OPC_CheckPredicate, 18, 92, 0, 0, // Skip to: 6575
1929
/* 6483 */    MCD_OPC_Decode, 183, 15, 139, 1, // Opcode: LDC1_MM_D32
1930
/* 6488 */    MCD_OPC_FilterValue, 52, 9, 0, 0, // Skip to: 6502
1931
/* 6493 */    MCD_OPC_CheckPredicate, 6, 77, 0, 0, // Skip to: 6575
1932
/* 6498 */    MCD_OPC_Decode, 233, 6, 108, // Opcode: ANDi_MM
1933
/* 6502 */    MCD_OPC_FilterValue, 53, 10, 0, 0, // Skip to: 6517
1934
/* 6507 */    MCD_OPC_CheckPredicate, 6, 63, 0, 0, // Skip to: 6575
1935
/* 6512 */    MCD_OPC_Decode, 145, 15, 136, 1, // Opcode: J_MM
1936
/* 6517 */    MCD_OPC_FilterValue, 60, 10, 0, 0, // Skip to: 6532
1937
/* 6522 */    MCD_OPC_CheckPredicate, 6, 48, 0, 0, // Skip to: 6575
1938
/* 6527 */    MCD_OPC_Decode, 252, 14, 140, 1, // Opcode: JALX_MM
1939
/* 6532 */    MCD_OPC_FilterValue, 61, 10, 0, 0, // Skip to: 6547
1940
/* 6537 */    MCD_OPC_CheckPredicate, 6, 33, 0, 0, // Skip to: 6575
1941
/* 6542 */    MCD_OPC_Decode, 253, 14, 136, 1, // Opcode: JAL_MM
1942
/* 6547 */    MCD_OPC_FilterValue, 62, 9, 0, 0, // Skip to: 6561
1943
/* 6552 */    MCD_OPC_CheckPredicate, 7, 18, 0, 0, // Skip to: 6575
1944
/* 6557 */    MCD_OPC_Decode, 169, 23, 98, // Opcode: SW_MM
1945
/* 6561 */    MCD_OPC_FilterValue, 63, 9, 0, 0, // Skip to: 6575
1946
/* 6566 */    MCD_OPC_CheckPredicate, 7, 4, 0, 0, // Skip to: 6575
1947
/* 6571 */    MCD_OPC_Decode, 179, 16, 98, // Opcode: LW_MM
1948
/* 6575 */    MCD_OPC_Fail,
1949
  0
1950
};
1951
1952
static const uint8_t DecoderTableMicroMipsDSP32[] = {
1953
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
1954
/* 3 */       MCD_OPC_FilterValue, 62, 10, 0, 0, // Skip to: 18
1955
/* 8 */       MCD_OPC_CheckPredicate, 8, 20, 0, 0, // Skip to: 33
1956
/* 13 */      MCD_OPC_Decode, 141, 23, 141, 1, // Opcode: SWDSP_MM
1957
/* 18 */      MCD_OPC_FilterValue, 63, 10, 0, 0, // Skip to: 33
1958
/* 23 */      MCD_OPC_CheckPredicate, 8, 5, 0, 0, // Skip to: 33
1959
/* 28 */      MCD_OPC_Decode, 143, 16, 141, 1, // Opcode: LWDSP_MM
1960
/* 33 */      MCD_OPC_Fail,
1961
  0
1962
};
1963
1964
static const uint8_t DecoderTableMicroMipsFP6432[] = {
1965
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
1966
/* 3 */       MCD_OPC_FilterValue, 21, 39, 1, 0, // Skip to: 303
1967
/* 8 */       MCD_OPC_ExtractField, 0, 11,  // Inst{10-0} ...
1968
/* 11 */      MCD_OPC_FilterValue, 59, 48, 0, 0, // Skip to: 64
1969
/* 16 */      MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
1970
/* 19 */      MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 34
1971
/* 24 */      MCD_OPC_CheckPredicate, 20, 48, 1, 0, // Skip to: 333
1972
/* 29 */      MCD_OPC_Decode, 162, 18, 142, 1, // Opcode: MTC1_D64_MM
1973
/* 34 */      MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 49
1974
/* 39 */      MCD_OPC_CheckPredicate, 20, 33, 1, 0, // Skip to: 333
1975
/* 44 */      MCD_OPC_Decode, 146, 17, 143, 1, // Opcode: MFHC1_D64_MM
1976
/* 49 */      MCD_OPC_FilterValue, 7, 23, 1, 0, // Skip to: 333
1977
/* 54 */      MCD_OPC_CheckPredicate, 20, 18, 1, 0, // Skip to: 333
1978
/* 59 */      MCD_OPC_Decode, 175, 18, 144, 1, // Opcode: MTHC1_D64_MM
1979
/* 64 */      MCD_OPC_FilterValue, 123, 16, 0, 0, // Skip to: 85
1980
/* 69 */      MCD_OPC_CheckPredicate, 20, 3, 1, 0, // Skip to: 333
1981
/* 74 */      MCD_OPC_CheckField, 11, 5, 4, 252, 0, 0, // Skip to: 333
1982
/* 81 */      MCD_OPC_Decode, 230, 13, 122, // Opcode: FMOV_D64_MM
1983
/* 85 */      MCD_OPC_FilterValue, 176, 2, 10, 0, 0, // Skip to: 101
1984
/* 91 */      MCD_OPC_CheckPredicate, 20, 237, 0, 0, // Skip to: 333
1985
/* 96 */      MCD_OPC_Decode, 140, 13, 145, 1, // Opcode: FADD_D64_MM
1986
/* 101 */     MCD_OPC_FilterValue, 187, 2, 17, 0, 0, // Skip to: 124
1987
/* 107 */     MCD_OPC_CheckPredicate, 20, 221, 0, 0, // Skip to: 333
1988
/* 112 */     MCD_OPC_CheckField, 11, 5, 9, 214, 0, 0, // Skip to: 333
1989
/* 119 */     MCD_OPC_Decode, 216, 10, 146, 1, // Opcode: CVT_W_D64_MM
1990
/* 124 */     MCD_OPC_FilterValue, 240, 2, 10, 0, 0, // Skip to: 140
1991
/* 130 */     MCD_OPC_CheckPredicate, 20, 198, 0, 0, // Skip to: 333
1992
/* 135 */     MCD_OPC_Decode, 158, 14, 145, 1, // Opcode: FSUB_D64_MM
1993
/* 140 */     MCD_OPC_FilterValue, 176, 3, 10, 0, 0, // Skip to: 156
1994
/* 146 */     MCD_OPC_CheckPredicate, 20, 182, 0, 0, // Skip to: 333
1995
/* 151 */     MCD_OPC_Decode, 241, 13, 145, 1, // Opcode: FMUL_D64_MM
1996
/* 156 */     MCD_OPC_FilterValue, 240, 3, 10, 0, 0, // Skip to: 172
1997
/* 162 */     MCD_OPC_CheckPredicate, 20, 166, 0, 0, // Skip to: 333
1998
/* 167 */     MCD_OPC_Decode, 179, 13, 145, 1, // Opcode: FDIV_D64_MM
1999
/* 172 */     MCD_OPC_FilterValue, 187, 4, 45, 0, 0, // Skip to: 223
2000
/* 178 */     MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
2001
/* 181 */     MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 195
2002
/* 186 */     MCD_OPC_CheckPredicate, 20, 142, 0, 0, // Skip to: 333
2003
/* 191 */     MCD_OPC_Decode, 176, 20, 122, // Opcode: RSQRT_D64_MM
2004
/* 195 */     MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 209
2005
/* 200 */     MCD_OPC_CheckPredicate, 20, 128, 0, 0, // Skip to: 333
2006
/* 205 */     MCD_OPC_Decode, 150, 14, 122, // Opcode: FSQRT_D64_MM
2007
/* 209 */     MCD_OPC_FilterValue, 10, 119, 0, 0, // Skip to: 333
2008
/* 214 */     MCD_OPC_CheckPredicate, 20, 114, 0, 0, // Skip to: 333
2009
/* 219 */     MCD_OPC_Decode, 137, 20, 122, // Opcode: RECIP_D64_MM
2010
/* 223 */     MCD_OPC_FilterValue, 251, 6, 104, 0, 0, // Skip to: 333
2011
/* 229 */     MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
2012
/* 232 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 246
2013
/* 237 */     MCD_OPC_CheckPredicate, 20, 91, 0, 0, // Skip to: 333
2014
/* 242 */     MCD_OPC_Decode, 189, 10, 121, // Opcode: CVT_D64_S_MM
2015
/* 246 */     MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 261
2016
/* 251 */     MCD_OPC_CheckPredicate, 20, 77, 0, 0, // Skip to: 333
2017
/* 256 */     MCD_OPC_Decode, 205, 10, 146, 1, // Opcode: CVT_S_D64_MM
2018
/* 261 */     MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 275
2019
/* 266 */     MCD_OPC_CheckPredicate, 20, 62, 0, 0, // Skip to: 333
2020
/* 271 */     MCD_OPC_Decode, 133, 13, 122, // Opcode: FABS_D64_MM
2021
/* 275 */     MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 289
2022
/* 280 */     MCD_OPC_CheckPredicate, 20, 48, 0, 0, // Skip to: 333
2023
/* 285 */     MCD_OPC_Decode, 250, 13, 122, // Opcode: FNEG_D64_MM
2024
/* 289 */     MCD_OPC_FilterValue, 6, 39, 0, 0, // Skip to: 333
2025
/* 294 */     MCD_OPC_CheckPredicate, 20, 34, 0, 0, // Skip to: 333
2026
/* 299 */     MCD_OPC_Decode, 191, 10, 121, // Opcode: CVT_D64_W_MM
2027
/* 303 */     MCD_OPC_FilterValue, 46, 10, 0, 0, // Skip to: 318
2028
/* 308 */     MCD_OPC_CheckPredicate, 23, 20, 0, 0, // Skip to: 333
2029
/* 313 */     MCD_OPC_Decode, 229, 20, 139, 1, // Opcode: SDC1_D64_MMR6
2030
/* 318 */     MCD_OPC_FilterValue, 47, 10, 0, 0, // Skip to: 333
2031
/* 323 */     MCD_OPC_CheckPredicate, 23, 5, 0, 0, // Skip to: 333
2032
/* 328 */     MCD_OPC_Decode, 182, 15, 139, 1, // Opcode: LDC1_D64_MMR6
2033
/* 333 */     MCD_OPC_Fail,
2034
  0
2035
};
2036
2037
static const uint8_t DecoderTableMicroMipsR616[] = {
2038
/* 0 */       MCD_OPC_ExtractField, 10, 6,  // Inst{15-10} ...
2039
/* 3 */       MCD_OPC_FilterValue, 1, 33, 0, 0, // Skip to: 41
2040
/* 8 */       MCD_OPC_ExtractField, 0, 1,  // Inst{0} ...
2041
/* 11 */      MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 26
2042
/* 16 */      MCD_OPC_CheckPredicate, 24, 173, 1, 0, // Skip to: 450
2043
/* 21 */      MCD_OPC_Decode, 171, 6, 147, 1, // Opcode: ADDU16_MMR6
2044
/* 26 */      MCD_OPC_FilterValue, 1, 163, 1, 0, // Skip to: 450
2045
/* 31 */      MCD_OPC_CheckPredicate, 24, 158, 1, 0, // Skip to: 450
2046
/* 36 */      MCD_OPC_Decode, 224, 22, 147, 1, // Opcode: SUBU16_MMR6
2047
/* 41 */      MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 55
2048
/* 46 */      MCD_OPC_CheckPredicate, 24, 143, 1, 0, // Skip to: 450
2049
/* 51 */      MCD_OPC_Decode, 209, 17, 33, // Opcode: MOVE16_MMR6
2050
/* 55 */      MCD_OPC_FilterValue, 9, 31, 0, 0, // Skip to: 91
2051
/* 60 */      MCD_OPC_ExtractField, 0, 1,  // Inst{0} ...
2052
/* 63 */      MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 77
2053
/* 68 */      MCD_OPC_CheckPredicate, 24, 121, 1, 0, // Skip to: 450
2054
/* 73 */      MCD_OPC_Decode, 221, 21, 34, // Opcode: SLL16_MMR6
2055
/* 77 */      MCD_OPC_FilterValue, 1, 112, 1, 0, // Skip to: 450
2056
/* 82 */      MCD_OPC_CheckPredicate, 24, 107, 1, 0, // Skip to: 450
2057
/* 87 */      MCD_OPC_Decode, 162, 22, 34, // Opcode: SRL16_MMR6
2058
/* 91 */      MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 105
2059
/* 96 */      MCD_OPC_CheckPredicate, 24, 93, 1, 0, // Skip to: 450
2060
/* 101 */     MCD_OPC_Decode, 222, 6, 35, // Opcode: ANDI16_MMR6
2061
/* 105 */     MCD_OPC_FilterValue, 17, 228, 0, 0, // Skip to: 338
2062
/* 110 */     MCD_OPC_ExtractField, 2, 1,  // Inst{2} ...
2063
/* 113 */     MCD_OPC_FilterValue, 0, 206, 0, 0, // Skip to: 324
2064
/* 118 */     MCD_OPC_ExtractField, 0, 2,  // Inst{1-0} ...
2065
/* 121 */     MCD_OPC_FilterValue, 0, 33, 0, 0, // Skip to: 159
2066
/* 126 */     MCD_OPC_ExtractField, 3, 1,  // Inst{3} ...
2067
/* 129 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 144
2068
/* 134 */     MCD_OPC_CheckPredicate, 24, 55, 1, 0, // Skip to: 450
2069
/* 139 */     MCD_OPC_Decode, 159, 19, 148, 1, // Opcode: NOT16_MMR6
2070
/* 144 */     MCD_OPC_FilterValue, 1, 45, 1, 0, // Skip to: 450
2071
/* 149 */     MCD_OPC_CheckPredicate, 24, 40, 1, 0, // Skip to: 450
2072
/* 154 */     MCD_OPC_Decode, 174, 24, 149, 1, // Opcode: XOR16_MMR6
2073
/* 159 */     MCD_OPC_FilterValue, 1, 33, 0, 0, // Skip to: 197
2074
/* 164 */     MCD_OPC_ExtractField, 3, 1,  // Inst{3} ...
2075
/* 167 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 182
2076
/* 172 */     MCD_OPC_CheckPredicate, 24, 17, 1, 0, // Skip to: 450
2077
/* 177 */     MCD_OPC_Decode, 218, 6, 149, 1, // Opcode: AND16_MMR6
2078
/* 182 */     MCD_OPC_FilterValue, 1, 7, 1, 0, // Skip to: 450
2079
/* 187 */     MCD_OPC_CheckPredicate, 24, 2, 1, 0, // Skip to: 450
2080
/* 192 */     MCD_OPC_Decode, 165, 19, 149, 1, // Opcode: OR16_MMR6
2081
/* 197 */     MCD_OPC_FilterValue, 2, 31, 0, 0, // Skip to: 233
2082
/* 202 */     MCD_OPC_ExtractField, 3, 1,  // Inst{3} ...
2083
/* 205 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 219
2084
/* 210 */     MCD_OPC_CheckPredicate, 24, 235, 0, 0, // Skip to: 450
2085
/* 215 */     MCD_OPC_Decode, 155, 16, 38, // Opcode: LWM16_MMR6
2086
/* 219 */     MCD_OPC_FilterValue, 1, 226, 0, 0, // Skip to: 450
2087
/* 224 */     MCD_OPC_CheckPredicate, 24, 221, 0, 0, // Skip to: 450
2088
/* 229 */     MCD_OPC_Decode, 152, 23, 38, // Opcode: SWM16_MMR6
2089
/* 233 */     MCD_OPC_FilterValue, 3, 212, 0, 0, // Skip to: 450
2090
/* 238 */     MCD_OPC_ExtractField, 3, 2,  // Inst{4-3} ...
2091
/* 241 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 256
2092
/* 246 */     MCD_OPC_CheckPredicate, 24, 199, 0, 0, // Skip to: 450
2093
/* 251 */     MCD_OPC_Decode, 137, 15, 150, 1, // Opcode: JRC16_MMR6
2094
/* 256 */     MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 271
2095
/* 261 */     MCD_OPC_CheckPredicate, 24, 184, 0, 0, // Skip to: 450
2096
/* 266 */     MCD_OPC_Decode, 239, 14, 150, 1, // Opcode: JALRC16_MMR6
2097
/* 271 */     MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 286
2098
/* 276 */     MCD_OPC_CheckPredicate, 24, 169, 0, 0, // Skip to: 450
2099
/* 281 */     MCD_OPC_Decode, 138, 15, 151, 1, // Opcode: JRCADDIUSP_MMR6
2100
/* 286 */     MCD_OPC_FilterValue, 3, 159, 0, 0, // Skip to: 450
2101
/* 291 */     MCD_OPC_ExtractField, 5, 1,  // Inst{5} ...
2102
/* 294 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 309
2103
/* 299 */     MCD_OPC_CheckPredicate, 24, 146, 0, 0, // Skip to: 450
2104
/* 304 */     MCD_OPC_Decode, 213, 8, 152, 1, // Opcode: BREAK16_MMR6
2105
/* 309 */     MCD_OPC_FilterValue, 1, 136, 0, 0, // Skip to: 450
2106
/* 314 */     MCD_OPC_CheckPredicate, 24, 131, 0, 0, // Skip to: 450
2107
/* 319 */     MCD_OPC_Decode, 221, 20, 152, 1, // Opcode: SDBBP16_MMR6
2108
/* 324 */     MCD_OPC_FilterValue, 1, 121, 0, 0, // Skip to: 450
2109
/* 329 */     MCD_OPC_CheckPredicate, 24, 116, 0, 0, // Skip to: 450
2110
/* 334 */     MCD_OPC_Decode, 213, 17, 48, // Opcode: MOVEP_MMR6
2111
/* 338 */     MCD_OPC_FilterValue, 34, 9, 0, 0, // Skip to: 352
2112
/* 343 */     MCD_OPC_CheckPredicate, 24, 102, 0, 0, // Skip to: 450
2113
/* 348 */     MCD_OPC_Decode, 195, 20, 32, // Opcode: SB16_MMR6
2114
/* 352 */     MCD_OPC_FilterValue, 35, 9, 0, 0, // Skip to: 366
2115
/* 357 */     MCD_OPC_CheckPredicate, 24, 88, 0, 0, // Skip to: 450
2116
/* 362 */     MCD_OPC_Decode, 202, 7, 49, // Opcode: BEQZC16_MMR6
2117
/* 366 */     MCD_OPC_FilterValue, 42, 9, 0, 0, // Skip to: 380
2118
/* 371 */     MCD_OPC_CheckPredicate, 24, 74, 0, 0, // Skip to: 450
2119
/* 376 */     MCD_OPC_Decode, 145, 21, 32, // Opcode: SH16_MMR6
2120
/* 380 */     MCD_OPC_FilterValue, 43, 9, 0, 0, // Skip to: 394
2121
/* 385 */     MCD_OPC_CheckPredicate, 24, 60, 0, 0, // Skip to: 450
2122
/* 390 */     MCD_OPC_Decode, 192, 8, 49, // Opcode: BNEZC16_MMR6
2123
/* 394 */     MCD_OPC_FilterValue, 50, 9, 0, 0, // Skip to: 408
2124
/* 399 */     MCD_OPC_CheckPredicate, 24, 46, 0, 0, // Skip to: 450
2125
/* 404 */     MCD_OPC_Decode, 164, 23, 42, // Opcode: SWSP_MMR6
2126
/* 408 */     MCD_OPC_FilterValue, 51, 9, 0, 0, // Skip to: 422
2127
/* 413 */     MCD_OPC_CheckPredicate, 24, 32, 0, 0, // Skip to: 450
2128
/* 418 */     MCD_OPC_Decode, 162, 7, 50, // Opcode: BC16_MMR6
2129
/* 422 */     MCD_OPC_FilterValue, 58, 9, 0, 0, // Skip to: 436
2130
/* 427 */     MCD_OPC_CheckPredicate, 24, 18, 0, 0, // Skip to: 450
2131
/* 432 */     MCD_OPC_Decode, 130, 23, 32, // Opcode: SW16_MMR6
2132
/* 436 */     MCD_OPC_FilterValue, 59, 9, 0, 0, // Skip to: 450
2133
/* 441 */     MCD_OPC_CheckPredicate, 24, 4, 0, 0, // Skip to: 450
2134
/* 446 */     MCD_OPC_Decode, 232, 15, 51, // Opcode: LI16_MMR6
2135
/* 450 */     MCD_OPC_Fail,
2136
  0
2137
};
2138
2139
static const uint8_t DecoderTableMicroMipsR632[] = {
2140
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
2141
/* 3 */       MCD_OPC_FilterValue, 0, 98, 4, 0, // Skip to: 1130
2142
/* 8 */       MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
2143
/* 11 */      MCD_OPC_FilterValue, 0, 112, 0, 0, // Skip to: 128
2144
/* 16 */      MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2145
/* 19 */      MCD_OPC_FilterValue, 0, 54, 0, 0, // Skip to: 78
2146
/* 24 */      MCD_OPC_ExtractField, 11, 15,  // Inst{25-11} ...
2147
/* 27 */      MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 41
2148
/* 32 */      MCD_OPC_CheckPredicate, 24, 32, 0, 0, // Skip to: 69
2149
/* 37 */      MCD_OPC_Decode, 187, 22, 10, // Opcode: SSNOP_MMR6
2150
/* 41 */      MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 55
2151
/* 46 */      MCD_OPC_CheckPredicate, 24, 18, 0, 0, // Skip to: 69
2152
/* 51 */      MCD_OPC_Decode, 208, 12, 10, // Opcode: EHB_MMR6
2153
/* 55 */      MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 69
2154
/* 60 */      MCD_OPC_CheckPredicate, 24, 4, 0, 0, // Skip to: 69
2155
/* 65 */      MCD_OPC_Decode, 183, 19, 10, // Opcode: PAUSE_MMR6
2156
/* 69 */      MCD_OPC_CheckPredicate, 24, 80, 12, 0, // Skip to: 3226
2157
/* 74 */      MCD_OPC_Decode, 236, 21, 52, // Opcode: SLL_MMR6
2158
/* 78 */      MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 92
2159
/* 83 */      MCD_OPC_CheckPredicate, 24, 66, 12, 0, // Skip to: 3226
2160
/* 88 */      MCD_OPC_Decode, 254, 20, 55, // Opcode: SELEQZ_MMR6
2161
/* 92 */      MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 106
2162
/* 97 */      MCD_OPC_CheckPredicate, 24, 52, 12, 0, // Skip to: 3226
2163
/* 102 */     MCD_OPC_Decode, 133, 21, 55, // Opcode: SELNEZ_MMR6
2164
/* 106 */     MCD_OPC_FilterValue, 7, 43, 12, 0, // Skip to: 3226
2165
/* 111 */     MCD_OPC_CheckPredicate, 24, 38, 12, 0, // Skip to: 3226
2166
/* 116 */     MCD_OPC_CheckField, 14, 2, 0, 31, 12, 0, // Skip to: 3226
2167
/* 123 */     MCD_OPC_Decode, 130, 20, 153, 1, // Opcode: RDHWR_MMR6
2168
/* 128 */     MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 142
2169
/* 133 */     MCD_OPC_CheckPredicate, 24, 16, 12, 0, // Skip to: 3226
2170
/* 138 */     MCD_OPC_Decode, 216, 8, 56, // Opcode: BREAK_MMR6
2171
/* 142 */     MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 156
2172
/* 147 */     MCD_OPC_CheckPredicate, 24, 2, 12, 0, // Skip to: 3226
2173
/* 152 */     MCD_OPC_Decode, 232, 14, 57, // Opcode: INS_MMR6
2174
/* 156 */     MCD_OPC_FilterValue, 15, 17, 0, 0, // Skip to: 178
2175
/* 161 */     MCD_OPC_CheckPredicate, 24, 244, 11, 0, // Skip to: 3226
2176
/* 166 */     MCD_OPC_CheckField, 6, 3, 0, 237, 11, 0, // Skip to: 3226
2177
/* 173 */     MCD_OPC_Decode, 248, 15, 154, 1, // Opcode: LSA_MMR6
2178
/* 178 */     MCD_OPC_FilterValue, 16, 136, 0, 0, // Skip to: 319
2179
/* 183 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2180
/* 186 */     MCD_OPC_FilterValue, 1, 16, 0, 0, // Skip to: 207
2181
/* 191 */     MCD_OPC_CheckPredicate, 24, 214, 11, 0, // Skip to: 3226
2182
/* 196 */     MCD_OPC_CheckField, 16, 5, 0, 207, 11, 0, // Skip to: 3226
2183
/* 203 */     MCD_OPC_Decode, 195, 9, 25, // Opcode: CLZ_MMR6
2184
/* 207 */     MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 221
2185
/* 212 */     MCD_OPC_CheckPredicate, 24, 193, 11, 0, // Skip to: 3226
2186
/* 217 */     MCD_OPC_Decode, 200, 6, 55, // Opcode: ADD_MMR6
2187
/* 221 */     MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 235
2188
/* 226 */     MCD_OPC_CheckPredicate, 24, 179, 11, 0, // Skip to: 3226
2189
/* 231 */     MCD_OPC_Decode, 176, 6, 55, // Opcode: ADDU_MMR6
2190
/* 235 */     MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 249
2191
/* 240 */     MCD_OPC_CheckPredicate, 24, 165, 11, 0, // Skip to: 3226
2192
/* 245 */     MCD_OPC_Decode, 247, 22, 55, // Opcode: SUB_MMR6
2193
/* 249 */     MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 263
2194
/* 254 */     MCD_OPC_CheckPredicate, 24, 151, 11, 0, // Skip to: 3226
2195
/* 259 */     MCD_OPC_Decode, 229, 22, 55, // Opcode: SUBU_MMR6
2196
/* 263 */     MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 277
2197
/* 268 */     MCD_OPC_CheckPredicate, 24, 137, 11, 0, // Skip to: 3226
2198
/* 273 */     MCD_OPC_Decode, 228, 6, 55, // Opcode: AND_MMR6
2199
/* 277 */     MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 291
2200
/* 282 */     MCD_OPC_CheckPredicate, 24, 123, 11, 0, // Skip to: 3226
2201
/* 287 */     MCD_OPC_Decode, 172, 19, 55, // Opcode: OR_MMR6
2202
/* 291 */     MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 305
2203
/* 296 */     MCD_OPC_CheckPredicate, 24, 109, 11, 0, // Skip to: 3226
2204
/* 301 */     MCD_OPC_Decode, 155, 19, 55, // Opcode: NOR_MMR6
2205
/* 305 */     MCD_OPC_FilterValue, 12, 100, 11, 0, // Skip to: 3226
2206
/* 310 */     MCD_OPC_CheckPredicate, 24, 95, 11, 0, // Skip to: 3226
2207
/* 315 */     MCD_OPC_Decode, 181, 24, 55, // Opcode: XOR_MMR6
2208
/* 319 */     MCD_OPC_FilterValue, 24, 115, 0, 0, // Skip to: 439
2209
/* 324 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2210
/* 327 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 341
2211
/* 332 */     MCD_OPC_CheckPredicate, 24, 73, 11, 0, // Skip to: 3226
2212
/* 337 */     MCD_OPC_Decode, 246, 18, 55, // Opcode: MUL_MMR6
2213
/* 341 */     MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 355
2214
/* 346 */     MCD_OPC_CheckPredicate, 24, 59, 11, 0, // Skip to: 3226
2215
/* 351 */     MCD_OPC_Decode, 203, 18, 55, // Opcode: MUH_MMR6
2216
/* 355 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 369
2217
/* 360 */     MCD_OPC_CheckPredicate, 24, 45, 11, 0, // Skip to: 3226
2218
/* 365 */     MCD_OPC_Decode, 239, 18, 55, // Opcode: MULU_MMR6
2219
/* 369 */     MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 383
2220
/* 374 */     MCD_OPC_CheckPredicate, 24, 31, 11, 0, // Skip to: 3226
2221
/* 379 */     MCD_OPC_Decode, 201, 18, 55, // Opcode: MUHU_MMR6
2222
/* 383 */     MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 397
2223
/* 388 */     MCD_OPC_CheckPredicate, 24, 17, 11, 0, // Skip to: 3226
2224
/* 393 */     MCD_OPC_Decode, 222, 11, 55, // Opcode: DIV_MMR6
2225
/* 397 */     MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 411
2226
/* 402 */     MCD_OPC_CheckPredicate, 24, 3, 11, 0, // Skip to: 3226
2227
/* 407 */     MCD_OPC_Decode, 198, 17, 55, // Opcode: MOD_MMR6
2228
/* 411 */     MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 425
2229
/* 416 */     MCD_OPC_CheckPredicate, 24, 245, 10, 0, // Skip to: 3226
2230
/* 421 */     MCD_OPC_Decode, 220, 11, 55, // Opcode: DIVU_MMR6
2231
/* 425 */     MCD_OPC_FilterValue, 7, 236, 10, 0, // Skip to: 3226
2232
/* 430 */     MCD_OPC_CheckPredicate, 24, 231, 10, 0, // Skip to: 3226
2233
/* 435 */     MCD_OPC_Decode, 196, 17, 55, // Opcode: MODU_MMR6
2234
/* 439 */     MCD_OPC_FilterValue, 31, 17, 0, 0, // Skip to: 461
2235
/* 444 */     MCD_OPC_CheckPredicate, 24, 217, 10, 0, // Skip to: 3226
2236
/* 449 */     MCD_OPC_CheckField, 6, 3, 0, 210, 10, 0, // Skip to: 3226
2237
/* 456 */     MCD_OPC_Decode, 212, 6, 155, 1, // Opcode: ALIGN_MMR6
2238
/* 461 */     MCD_OPC_FilterValue, 44, 9, 0, 0, // Skip to: 475
2239
/* 466 */     MCD_OPC_CheckPredicate, 24, 195, 10, 0, // Skip to: 3226
2240
/* 471 */     MCD_OPC_Decode, 128, 13, 66, // Opcode: EXT_MMR6
2241
/* 475 */     MCD_OPC_FilterValue, 52, 45, 0, 0, // Skip to: 525
2242
/* 480 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2243
/* 483 */     MCD_OPC_FilterValue, 3, 16, 0, 0, // Skip to: 504
2244
/* 488 */     MCD_OPC_CheckPredicate, 24, 173, 10, 0, // Skip to: 3226
2245
/* 493 */     MCD_OPC_CheckField, 14, 2, 0, 166, 10, 0, // Skip to: 3226
2246
/* 500 */     MCD_OPC_Decode, 141, 17, 68, // Opcode: MFHC0_MMR6
2247
/* 504 */     MCD_OPC_FilterValue, 11, 157, 10, 0, // Skip to: 3226
2248
/* 509 */     MCD_OPC_CheckPredicate, 24, 152, 10, 0, // Skip to: 3226
2249
/* 514 */     MCD_OPC_CheckField, 14, 2, 0, 145, 10, 0, // Skip to: 3226
2250
/* 521 */     MCD_OPC_Decode, 170, 18, 69, // Opcode: MTHC0_MMR6
2251
/* 525 */     MCD_OPC_FilterValue, 60, 66, 2, 0, // Skip to: 1108
2252
/* 530 */     MCD_OPC_ExtractField, 14, 2,  // Inst{15-14} ...
2253
/* 533 */     MCD_OPC_FilterValue, 0, 138, 0, 0, // Skip to: 676
2254
/* 538 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2255
/* 541 */     MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 555
2256
/* 546 */     MCD_OPC_CheckPredicate, 24, 115, 10, 0, // Skip to: 3226
2257
/* 551 */     MCD_OPC_Decode, 130, 17, 68, // Opcode: MFC0_MMR6
2258
/* 555 */     MCD_OPC_FilterValue, 5, 45, 0, 0, // Skip to: 605
2259
/* 560 */     MCD_OPC_ExtractField, 11, 3,  // Inst{13-11} ...
2260
/* 563 */     MCD_OPC_FilterValue, 3, 16, 0, 0, // Skip to: 584
2261
/* 568 */     MCD_OPC_CheckPredicate, 24, 93, 10, 0, // Skip to: 3226
2262
/* 573 */     MCD_OPC_CheckField, 21, 5, 0, 86, 10, 0, // Skip to: 3226
2263
/* 580 */     MCD_OPC_Decode, 203, 12, 92, // Opcode: DVP_MMR6
2264
/* 584 */     MCD_OPC_FilterValue, 7, 77, 10, 0, // Skip to: 3226
2265
/* 589 */     MCD_OPC_CheckPredicate, 24, 72, 10, 0, // Skip to: 3226
2266
/* 594 */     MCD_OPC_CheckField, 21, 5, 0, 65, 10, 0, // Skip to: 3226
2267
/* 601 */     MCD_OPC_Decode, 226, 12, 92, // Opcode: EVP_MMR6
2268
/* 605 */     MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 619
2269
/* 610 */     MCD_OPC_CheckPredicate, 24, 51, 10, 0, // Skip to: 3226
2270
/* 615 */     MCD_OPC_Decode, 158, 18, 69, // Opcode: MTC0_MMR6
2271
/* 619 */     MCD_OPC_FilterValue, 12, 16, 0, 0, // Skip to: 640
2272
/* 624 */     MCD_OPC_CheckPredicate, 24, 37, 10, 0, // Skip to: 3226
2273
/* 629 */     MCD_OPC_CheckField, 11, 3, 1, 30, 10, 0, // Skip to: 3226
2274
/* 636 */     MCD_OPC_Decode, 133, 8, 86, // Opcode: BITSWAP_MMR6
2275
/* 640 */     MCD_OPC_FilterValue, 28, 21, 10, 0, // Skip to: 3226
2276
/* 645 */     MCD_OPC_ExtractField, 11, 3,  // Inst{13-11} ...
2277
/* 648 */     MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 662
2278
/* 653 */     MCD_OPC_CheckPredicate, 24, 8, 10, 0, // Skip to: 3226
2279
/* 658 */     MCD_OPC_Decode, 243, 14, 80, // Opcode: JALRC_MMR6
2280
/* 662 */     MCD_OPC_FilterValue, 3, 255, 9, 0, // Skip to: 3226
2281
/* 667 */     MCD_OPC_CheckPredicate, 24, 250, 9, 0, // Skip to: 3226
2282
/* 672 */     MCD_OPC_Decode, 242, 14, 80, // Opcode: JALRC_HB_MMR6
2283
/* 676 */     MCD_OPC_FilterValue, 1, 10, 1, 0, // Skip to: 947
2284
/* 681 */     MCD_OPC_ExtractField, 11, 3,  // Inst{13-11} ...
2285
/* 684 */     MCD_OPC_FilterValue, 0, 45, 0, 0, // Skip to: 734
2286
/* 689 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2287
/* 692 */     MCD_OPC_FilterValue, 13, 16, 0, 0, // Skip to: 713
2288
/* 697 */     MCD_OPC_CheckPredicate, 24, 220, 9, 0, // Skip to: 3226
2289
/* 702 */     MCD_OPC_CheckField, 16, 10, 0, 213, 9, 0, // Skip to: 3226
2290
/* 709 */     MCD_OPC_Decode, 236, 23, 10, // Opcode: TLBINV_MMR6
2291
/* 713 */     MCD_OPC_FilterValue, 29, 204, 9, 0, // Skip to: 3226
2292
/* 718 */     MCD_OPC_CheckPredicate, 24, 199, 9, 0, // Skip to: 3226
2293
/* 723 */     MCD_OPC_CheckField, 21, 5, 0, 192, 9, 0, // Skip to: 3226
2294
/* 730 */     MCD_OPC_Decode, 233, 11, 92, // Opcode: DI_MMR6
2295
/* 734 */     MCD_OPC_FilterValue, 1, 31, 0, 0, // Skip to: 770
2296
/* 739 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2297
/* 742 */     MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 756
2298
/* 747 */     MCD_OPC_CheckPredicate, 24, 170, 9, 0, // Skip to: 3226
2299
/* 752 */     MCD_OPC_Decode, 174, 9, 80, // Opcode: CLO_MMR6
2300
/* 756 */     MCD_OPC_FilterValue, 20, 161, 9, 0, // Skip to: 3226
2301
/* 761 */     MCD_OPC_CheckPredicate, 24, 156, 9, 0, // Skip to: 3226
2302
/* 766 */     MCD_OPC_Decode, 137, 17, 90, // Opcode: MFC2_MMR6
2303
/* 770 */     MCD_OPC_FilterValue, 2, 45, 0, 0, // Skip to: 820
2304
/* 775 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2305
/* 778 */     MCD_OPC_FilterValue, 13, 16, 0, 0, // Skip to: 799
2306
/* 783 */     MCD_OPC_CheckPredicate, 24, 134, 9, 0, // Skip to: 3226
2307
/* 788 */     MCD_OPC_CheckField, 16, 10, 0, 127, 9, 0, // Skip to: 3226
2308
/* 795 */     MCD_OPC_Decode, 234, 23, 10, // Opcode: TLBINVF_MMR6
2309
/* 799 */     MCD_OPC_FilterValue, 29, 118, 9, 0, // Skip to: 3226
2310
/* 804 */     MCD_OPC_CheckPredicate, 24, 113, 9, 0, // Skip to: 3226
2311
/* 809 */     MCD_OPC_CheckField, 21, 5, 0, 106, 9, 0, // Skip to: 3226
2312
/* 816 */     MCD_OPC_Decode, 212, 12, 92, // Opcode: EI_MMR6
2313
/* 820 */     MCD_OPC_FilterValue, 3, 16, 0, 0, // Skip to: 841
2314
/* 825 */     MCD_OPC_CheckPredicate, 24, 92, 9, 0, // Skip to: 3226
2315
/* 830 */     MCD_OPC_CheckField, 6, 5, 20, 85, 9, 0, // Skip to: 3226
2316
/* 837 */     MCD_OPC_Decode, 166, 18, 91, // Opcode: MTC2_MMR6
2317
/* 841 */     MCD_OPC_FilterValue, 4, 23, 0, 0, // Skip to: 869
2318
/* 846 */     MCD_OPC_CheckPredicate, 25, 71, 9, 0, // Skip to: 3226
2319
/* 851 */     MCD_OPC_CheckField, 21, 5, 0, 64, 9, 0, // Skip to: 3226
2320
/* 858 */     MCD_OPC_CheckField, 6, 5, 5, 57, 9, 0, // Skip to: 3226
2321
/* 865 */     MCD_OPC_Decode, 185, 14, 92, // Opcode: GINVI_MMR6
2322
/* 869 */     MCD_OPC_FilterValue, 5, 23, 0, 0, // Skip to: 897
2323
/* 874 */     MCD_OPC_CheckPredicate, 24, 43, 9, 0, // Skip to: 3226
2324
/* 879 */     MCD_OPC_CheckField, 21, 5, 0, 36, 9, 0, // Skip to: 3226
2325
/* 886 */     MCD_OPC_CheckField, 6, 5, 13, 29, 9, 0, // Skip to: 3226
2326
/* 893 */     MCD_OPC_Decode, 180, 23, 87, // Opcode: SYNC_MMR6
2327
/* 897 */     MCD_OPC_FilterValue, 6, 24, 0, 0, // Skip to: 926
2328
/* 902 */     MCD_OPC_CheckPredicate, 25, 15, 9, 0, // Skip to: 3226
2329
/* 907 */     MCD_OPC_CheckField, 21, 5, 0, 8, 9, 0, // Skip to: 3226
2330
/* 914 */     MCD_OPC_CheckField, 6, 3, 5, 1, 9, 0, // Skip to: 3226
2331
/* 921 */     MCD_OPC_Decode, 188, 14, 156, 1, // Opcode: GINVT_MMR6
2332
/* 926 */     MCD_OPC_FilterValue, 7, 247, 8, 0, // Skip to: 3226
2333
/* 931 */     MCD_OPC_CheckPredicate, 24, 242, 8, 0, // Skip to: 3226
2334
/* 936 */     MCD_OPC_CheckField, 6, 5, 12, 235, 8, 0, // Skip to: 3226
2335
/* 943 */     MCD_OPC_Decode, 171, 24, 80, // Opcode: WSBH_MMR6
2336
/* 947 */     MCD_OPC_FilterValue, 2, 45, 0, 0, // Skip to: 997
2337
/* 952 */     MCD_OPC_ExtractField, 6, 8,  // Inst{13-6} ...
2338
/* 955 */     MCD_OPC_FilterValue, 52, 9, 0, 0, // Skip to: 969
2339
/* 960 */     MCD_OPC_CheckPredicate, 24, 213, 8, 0, // Skip to: 3226
2340
/* 965 */     MCD_OPC_Decode, 147, 17, 90, // Opcode: MFHC2_MMR6
2341
/* 969 */     MCD_OPC_FilterValue, 77, 9, 0, 0, // Skip to: 983
2342
/* 974 */     MCD_OPC_CheckPredicate, 24, 199, 8, 0, // Skip to: 3226
2343
/* 979 */     MCD_OPC_Decode, 163, 24, 88, // Opcode: WAIT_MMR6
2344
/* 983 */     MCD_OPC_FilterValue, 116, 190, 8, 0, // Skip to: 3226
2345
/* 988 */     MCD_OPC_CheckPredicate, 24, 185, 8, 0, // Skip to: 3226
2346
/* 993 */     MCD_OPC_Decode, 176, 18, 91, // Opcode: MTHC2_MMR6
2347
/* 997 */     MCD_OPC_FilterValue, 3, 176, 8, 0, // Skip to: 3226
2348
/* 1002 */    MCD_OPC_ExtractField, 6, 8,  // Inst{13-6} ...
2349
/* 1005 */    MCD_OPC_FilterValue, 109, 9, 0, 0, // Skip to: 1019
2350
/* 1010 */    MCD_OPC_CheckPredicate, 24, 163, 8, 0, // Skip to: 3226
2351
/* 1015 */    MCD_OPC_Decode, 224, 20, 88, // Opcode: SDBBP_MMR6
2352
/* 1019 */    MCD_OPC_FilterValue, 133, 1, 9, 0, 0, // Skip to: 1034
2353
/* 1025 */    MCD_OPC_CheckPredicate, 24, 148, 8, 0, // Skip to: 3226
2354
/* 1030 */    MCD_OPC_Decode, 132, 20, 80, // Opcode: RDPGPR_MMR6
2355
/* 1034 */    MCD_OPC_FilterValue, 141, 1, 16, 0, 0, // Skip to: 1056
2356
/* 1040 */    MCD_OPC_CheckPredicate, 24, 133, 8, 0, // Skip to: 3226
2357
/* 1045 */    MCD_OPC_CheckField, 16, 10, 0, 126, 8, 0, // Skip to: 3226
2358
/* 1052 */    MCD_OPC_Decode, 208, 11, 10, // Opcode: DERET_MMR6
2359
/* 1056 */    MCD_OPC_FilterValue, 197, 1, 9, 0, 0, // Skip to: 1071
2360
/* 1062 */    MCD_OPC_CheckPredicate, 24, 111, 8, 0, // Skip to: 3226
2361
/* 1067 */    MCD_OPC_Decode, 167, 24, 80, // Opcode: WRPGPR_MMR6
2362
/* 1071 */    MCD_OPC_FilterValue, 205, 1, 101, 8, 0, // Skip to: 3226
2363
/* 1077 */    MCD_OPC_ExtractField, 16, 10,  // Inst{25-16} ...
2364
/* 1080 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 1094
2365
/* 1085 */    MCD_OPC_CheckPredicate, 24, 88, 8, 0, // Skip to: 3226
2366
/* 1090 */    MCD_OPC_Decode, 221, 12, 10, // Opcode: ERET_MMR6
2367
/* 1094 */    MCD_OPC_FilterValue, 1, 79, 8, 0, // Skip to: 3226
2368
/* 1099 */    MCD_OPC_CheckPredicate, 24, 74, 8, 0, // Skip to: 3226
2369
/* 1104 */    MCD_OPC_Decode, 218, 12, 10, // Opcode: ERETNC_MMR6
2370
/* 1108 */    MCD_OPC_FilterValue, 63, 65, 8, 0, // Skip to: 3226
2371
/* 1113 */    MCD_OPC_CheckPredicate, 24, 60, 8, 0, // Skip to: 3226
2372
/* 1118 */    MCD_OPC_CheckField, 22, 4, 0, 53, 8, 0, // Skip to: 3226
2373
/* 1125 */    MCD_OPC_Decode, 209, 21, 157, 1, // Opcode: SIGRIE_MMR6
2374
/* 1130 */    MCD_OPC_FilterValue, 4, 26, 0, 0, // Skip to: 1161
2375
/* 1135 */    MCD_OPC_CheckPredicate, 24, 12, 0, 0, // Skip to: 1152
2376
/* 1140 */    MCD_OPC_CheckField, 16, 5, 0, 5, 0, 0, // Skip to: 1152
2377
/* 1147 */    MCD_OPC_Decode, 251, 15, 158, 1, // Opcode: LUI_MMR6
2378
/* 1152 */    MCD_OPC_CheckPredicate, 24, 21, 8, 0, // Skip to: 3226
2379
/* 1157 */    MCD_OPC_Decode, 247, 6, 108, // Opcode: AUI_MMR6
2380
/* 1161 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 1176
2381
/* 1166 */    MCD_OPC_CheckPredicate, 24, 7, 8, 0, // Skip to: 3226
2382
/* 1171 */    MCD_OPC_Decode, 166, 15, 159, 1, // Opcode: LBU_MMR6
2383
/* 1176 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 1190
2384
/* 1181 */    MCD_OPC_CheckPredicate, 24, 248, 7, 0, // Skip to: 3226
2385
/* 1186 */    MCD_OPC_Decode, 203, 20, 98, // Opcode: SB_MMR6
2386
/* 1190 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 1205
2387
/* 1195 */    MCD_OPC_CheckPredicate, 24, 234, 7, 0, // Skip to: 3226
2388
/* 1200 */    MCD_OPC_Decode, 171, 15, 159, 1, // Opcode: LB_MMR6
2389
/* 1205 */    MCD_OPC_FilterValue, 8, 105, 0, 0, // Skip to: 1315
2390
/* 1210 */    MCD_OPC_ExtractField, 12, 4,  // Inst{15-12} ...
2391
/* 1213 */    MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 1235
2392
/* 1218 */    MCD_OPC_CheckPredicate, 24, 211, 7, 0, // Skip to: 3226
2393
/* 1223 */    MCD_OPC_CheckField, 11, 1, 0, 204, 7, 0, // Skip to: 3226
2394
/* 1230 */    MCD_OPC_Decode, 139, 16, 160, 1, // Opcode: LWC2_MMR6
2395
/* 1235 */    MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 1257
2396
/* 1240 */    MCD_OPC_CheckPredicate, 24, 189, 7, 0, // Skip to: 3226
2397
/* 1245 */    MCD_OPC_CheckField, 11, 1, 0, 182, 7, 0, // Skip to: 3226
2398
/* 1252 */    MCD_OPC_Decode, 186, 15, 160, 1, // Opcode: LDC2_MMR6
2399
/* 1257 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 1271
2400
/* 1262 */    MCD_OPC_CheckPredicate, 24, 167, 7, 0, // Skip to: 3226
2401
/* 1267 */    MCD_OPC_Decode, 250, 8, 100, // Opcode: CACHE_MMR6
2402
/* 1271 */    MCD_OPC_FilterValue, 8, 17, 0, 0, // Skip to: 1293
2403
/* 1276 */    MCD_OPC_CheckPredicate, 24, 153, 7, 0, // Skip to: 3226
2404
/* 1281 */    MCD_OPC_CheckField, 11, 1, 0, 146, 7, 0, // Skip to: 3226
2405
/* 1288 */    MCD_OPC_Decode, 137, 23, 160, 1, // Opcode: SWC2_MMR6
2406
/* 1293 */    MCD_OPC_FilterValue, 10, 136, 7, 0, // Skip to: 3226
2407
/* 1298 */    MCD_OPC_CheckPredicate, 24, 131, 7, 0, // Skip to: 3226
2408
/* 1303 */    MCD_OPC_CheckField, 11, 1, 0, 124, 7, 0, // Skip to: 3226
2409
/* 1310 */    MCD_OPC_Decode, 233, 20, 160, 1, // Opcode: SDC2_MMR6
2410
/* 1315 */    MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 1329
2411
/* 1320 */    MCD_OPC_CheckPredicate, 24, 109, 7, 0, // Skip to: 3226
2412
/* 1325 */    MCD_OPC_Decode, 139, 6, 97, // Opcode: ADDIU_MMR6
2413
/* 1329 */    MCD_OPC_FilterValue, 14, 9, 0, 0, // Skip to: 1343
2414
/* 1334 */    MCD_OPC_CheckPredicate, 24, 95, 7, 0, // Skip to: 3226
2415
/* 1339 */    MCD_OPC_Decode, 205, 21, 98, // Opcode: SH_MMR6
2416
/* 1343 */    MCD_OPC_FilterValue, 16, 78, 0, 0, // Skip to: 1426
2417
/* 1348 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
2418
/* 1351 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 1366
2419
/* 1356 */    MCD_OPC_CheckPredicate, 26, 73, 7, 0, // Skip to: 3226
2420
/* 1361 */    MCD_OPC_Decode, 165, 7, 161, 1, // Opcode: BC1EQZC_MMR6
2421
/* 1366 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 1381
2422
/* 1371 */    MCD_OPC_CheckPredicate, 26, 58, 7, 0, // Skip to: 3226
2423
/* 1376 */    MCD_OPC_Decode, 170, 7, 161, 1, // Opcode: BC1NEZC_MMR6
2424
/* 1381 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 1396
2425
/* 1386 */    MCD_OPC_CheckPredicate, 24, 43, 7, 0, // Skip to: 3226
2426
/* 1391 */    MCD_OPC_Decode, 175, 7, 162, 1, // Opcode: BC2EQZC_MMR6
2427
/* 1396 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 1411
2428
/* 1401 */    MCD_OPC_CheckPredicate, 24, 28, 7, 0, // Skip to: 3226
2429
/* 1406 */    MCD_OPC_Decode, 177, 7, 162, 1, // Opcode: BC2NEZC_MMR6
2430
/* 1411 */    MCD_OPC_FilterValue, 12, 18, 7, 0, // Skip to: 3226
2431
/* 1416 */    MCD_OPC_CheckPredicate, 24, 13, 7, 0, // Skip to: 3226
2432
/* 1421 */    MCD_OPC_Decode, 176, 23, 163, 1, // Opcode: SYNCI_MMR6
2433
/* 1426 */    MCD_OPC_FilterValue, 20, 9, 0, 0, // Skip to: 1440
2434
/* 1431 */    MCD_OPC_CheckPredicate, 24, 254, 6, 0, // Skip to: 3226
2435
/* 1436 */    MCD_OPC_Decode, 169, 19, 108, // Opcode: ORI_MMR6
2436
/* 1440 */    MCD_OPC_FilterValue, 21, 87, 5, 0, // Skip to: 2812
2437
/* 1445 */    MCD_OPC_ExtractField, 0, 11,  // Inst{10-0} ...
2438
/* 1448 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 1463
2439
/* 1453 */    MCD_OPC_CheckPredicate, 26, 232, 6, 0, // Skip to: 3226
2440
/* 1458 */    MCD_OPC_Decode, 186, 17, 164, 1, // Opcode: MIN_S_MMR6
2441
/* 1463 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 1478
2442
/* 1468 */    MCD_OPC_CheckPredicate, 26, 217, 6, 0, // Skip to: 3226
2443
/* 1473 */    MCD_OPC_Decode, 217, 9, 165, 1, // Opcode: CMP_AF_S_MMR6
2444
/* 1478 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 1493
2445
/* 1483 */    MCD_OPC_CheckPredicate, 26, 202, 6, 0, // Skip to: 3226
2446
/* 1488 */    MCD_OPC_Decode, 250, 16, 164, 1, // Opcode: MAX_S_MMR6
2447
/* 1493 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 1508
2448
/* 1498 */    MCD_OPC_CheckPredicate, 26, 187, 6, 0, // Skip to: 3226
2449
/* 1503 */    MCD_OPC_Decode, 216, 9, 166, 1, // Opcode: CMP_AF_D_MMR6
2450
/* 1508 */    MCD_OPC_FilterValue, 32, 17, 0, 0, // Skip to: 1530
2451
/* 1513 */    MCD_OPC_CheckPredicate, 24, 172, 6, 0, // Skip to: 3226
2452
/* 1518 */    MCD_OPC_CheckField, 11, 5, 0, 165, 6, 0, // Skip to: 3226
2453
/* 1525 */    MCD_OPC_Decode, 154, 20, 167, 1, // Opcode: RINT_S_MMR6
2454
/* 1530 */    MCD_OPC_FilterValue, 35, 10, 0, 0, // Skip to: 1545
2455
/* 1535 */    MCD_OPC_CheckPredicate, 26, 150, 6, 0, // Skip to: 3226
2456
/* 1540 */    MCD_OPC_Decode, 167, 17, 164, 1, // Opcode: MINA_S_MMR6
2457
/* 1545 */    MCD_OPC_FilterValue, 43, 10, 0, 0, // Skip to: 1560
2458
/* 1550 */    MCD_OPC_CheckPredicate, 26, 135, 6, 0, // Skip to: 3226
2459
/* 1555 */    MCD_OPC_Decode, 231, 16, 164, 1, // Opcode: MAXA_S_MMR6
2460
/* 1560 */    MCD_OPC_FilterValue, 48, 10, 0, 0, // Skip to: 1575
2461
/* 1565 */    MCD_OPC_CheckPredicate, 26, 120, 6, 0, // Skip to: 3226
2462
/* 1570 */    MCD_OPC_Decode, 144, 13, 168, 1, // Opcode: FADD_S_MMR6
2463
/* 1575 */    MCD_OPC_FilterValue, 56, 10, 0, 0, // Skip to: 1590
2464
/* 1580 */    MCD_OPC_CheckPredicate, 24, 105, 6, 0, // Skip to: 3226
2465
/* 1585 */    MCD_OPC_Decode, 128, 21, 164, 1, // Opcode: SELEQZ_S_MMR6
2466
/* 1590 */    MCD_OPC_FilterValue, 59, 31, 0, 0, // Skip to: 1626
2467
/* 1595 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
2468
/* 1598 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 1612
2469
/* 1603 */    MCD_OPC_CheckPredicate, 26, 82, 6, 0, // Skip to: 3226
2470
/* 1608 */    MCD_OPC_Decode, 135, 17, 119, // Opcode: MFC1_MMR6
2471
/* 1612 */    MCD_OPC_FilterValue, 5, 73, 6, 0, // Skip to: 3226
2472
/* 1617 */    MCD_OPC_CheckPredicate, 26, 68, 6, 0, // Skip to: 3226
2473
/* 1622 */    MCD_OPC_Decode, 164, 18, 125, // Opcode: MTC1_MMR6
2474
/* 1626 */    MCD_OPC_FilterValue, 69, 10, 0, 0, // Skip to: 1641
2475
/* 1631 */    MCD_OPC_CheckPredicate, 26, 54, 6, 0, // Skip to: 3226
2476
/* 1636 */    MCD_OPC_Decode, 157, 10, 165, 1, // Opcode: CMP_UN_S_MMR6
2477
/* 1641 */    MCD_OPC_FilterValue, 85, 10, 0, 0, // Skip to: 1656
2478
/* 1646 */    MCD_OPC_CheckPredicate, 26, 39, 6, 0, // Skip to: 3226
2479
/* 1651 */    MCD_OPC_Decode, 155, 10, 166, 1, // Opcode: CMP_UN_D_MMR6
2480
/* 1656 */    MCD_OPC_FilterValue, 96, 17, 0, 0, // Skip to: 1678
2481
/* 1661 */    MCD_OPC_CheckPredicate, 24, 24, 6, 0, // Skip to: 3226
2482
/* 1666 */    MCD_OPC_CheckField, 11, 5, 0, 17, 6, 0, // Skip to: 3226
2483
/* 1673 */    MCD_OPC_Decode, 155, 9, 167, 1, // Opcode: CLASS_S_MMR6
2484
/* 1678 */    MCD_OPC_FilterValue, 112, 10, 0, 0, // Skip to: 1693
2485
/* 1683 */    MCD_OPC_CheckPredicate, 26, 2, 6, 0, // Skip to: 3226
2486
/* 1688 */    MCD_OPC_Decode, 162, 14, 168, 1, // Opcode: FSUB_S_MMR6
2487
/* 1693 */    MCD_OPC_FilterValue, 120, 10, 0, 0, // Skip to: 1708
2488
/* 1698 */    MCD_OPC_CheckPredicate, 24, 243, 5, 0, // Skip to: 3226
2489
/* 1703 */    MCD_OPC_Decode, 135, 21, 164, 1, // Opcode: SELNEZ_S_MMR6
2490
/* 1708 */    MCD_OPC_FilterValue, 123, 31, 0, 0, // Skip to: 1744
2491
/* 1713 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
2492
/* 1716 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 1730
2493
/* 1721 */    MCD_OPC_CheckPredicate, 26, 220, 5, 0, // Skip to: 3226
2494
/* 1726 */    MCD_OPC_Decode, 234, 13, 124, // Opcode: FMOV_S_MMR6
2495
/* 1730 */    MCD_OPC_FilterValue, 4, 211, 5, 0, // Skip to: 3226
2496
/* 1735 */    MCD_OPC_CheckPredicate, 26, 206, 5, 0, // Skip to: 3226
2497
/* 1740 */    MCD_OPC_Decode, 231, 13, 122, // Opcode: FMOV_D_MMR6
2498
/* 1744 */    MCD_OPC_FilterValue, 133, 1, 10, 0, 0, // Skip to: 1760
2499
/* 1750 */    MCD_OPC_CheckPredicate, 26, 191, 5, 0, // Skip to: 3226
2500
/* 1755 */    MCD_OPC_Decode, 223, 9, 165, 1, // Opcode: CMP_EQ_S_MMR6
2501
/* 1760 */    MCD_OPC_FilterValue, 149, 1, 10, 0, 0, // Skip to: 1776
2502
/* 1766 */    MCD_OPC_CheckPredicate, 26, 175, 5, 0, // Skip to: 3226
2503
/* 1771 */    MCD_OPC_Decode, 219, 9, 166, 1, // Opcode: CMP_EQ_D_MMR6
2504
/* 1776 */    MCD_OPC_FilterValue, 176, 1, 10, 0, 0, // Skip to: 1792
2505
/* 1782 */    MCD_OPC_CheckPredicate, 26, 159, 5, 0, // Skip to: 3226
2506
/* 1787 */    MCD_OPC_Decode, 245, 13, 168, 1, // Opcode: FMUL_S_MMR6
2507
/* 1792 */    MCD_OPC_FilterValue, 184, 1, 10, 0, 0, // Skip to: 1808
2508
/* 1798 */    MCD_OPC_CheckPredicate, 24, 143, 5, 0, // Skip to: 3226
2509
/* 1803 */    MCD_OPC_Decode, 139, 21, 169, 1, // Opcode: SEL_S_MMR6
2510
/* 1808 */    MCD_OPC_FilterValue, 197, 1, 10, 0, 0, // Skip to: 1824
2511
/* 1814 */    MCD_OPC_CheckPredicate, 26, 127, 5, 0, // Skip to: 3226
2512
/* 1819 */    MCD_OPC_Decode, 145, 10, 165, 1, // Opcode: CMP_UEQ_S_MMR6
2513
/* 1824 */    MCD_OPC_FilterValue, 213, 1, 10, 0, 0, // Skip to: 1840
2514
/* 1830 */    MCD_OPC_CheckPredicate, 26, 111, 5, 0, // Skip to: 3226
2515
/* 1835 */    MCD_OPC_Decode, 143, 10, 166, 1, // Opcode: CMP_UEQ_D_MMR6
2516
/* 1840 */    MCD_OPC_FilterValue, 240, 1, 10, 0, 0, // Skip to: 1856
2517
/* 1846 */    MCD_OPC_CheckPredicate, 26, 95, 5, 0, // Skip to: 3226
2518
/* 1851 */    MCD_OPC_Decode, 182, 13, 168, 1, // Opcode: FDIV_S_MMR6
2519
/* 1856 */    MCD_OPC_FilterValue, 133, 2, 10, 0, 0, // Skip to: 1872
2520
/* 1862 */    MCD_OPC_CheckPredicate, 26, 79, 5, 0, // Skip to: 3226
2521
/* 1867 */    MCD_OPC_Decode, 237, 9, 165, 1, // Opcode: CMP_LT_S_MMR6
2522
/* 1872 */    MCD_OPC_FilterValue, 149, 2, 10, 0, 0, // Skip to: 1888
2523
/* 1878 */    MCD_OPC_CheckPredicate, 26, 63, 5, 0, // Skip to: 3226
2524
/* 1883 */    MCD_OPC_Decode, 233, 9, 166, 1, // Opcode: CMP_LT_D_MMR6
2525
/* 1888 */    MCD_OPC_FilterValue, 187, 2, 45, 0, 0, // Skip to: 1939
2526
/* 1894 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
2527
/* 1897 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 1911
2528
/* 1902 */    MCD_OPC_CheckPredicate, 26, 39, 5, 0, // Skip to: 3226
2529
/* 1907 */    MCD_OPC_Decode, 198, 10, 121, // Opcode: CVT_L_S_MMR6
2530
/* 1911 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 1925
2531
/* 1916 */    MCD_OPC_CheckPredicate, 26, 25, 5, 0, // Skip to: 3226
2532
/* 1921 */    MCD_OPC_Decode, 219, 10, 124, // Opcode: CVT_W_S_MMR6
2533
/* 1925 */    MCD_OPC_FilterValue, 8, 16, 5, 0, // Skip to: 3226
2534
/* 1930 */    MCD_OPC_CheckPredicate, 26, 11, 5, 0, // Skip to: 3226
2535
/* 1935 */    MCD_OPC_Decode, 195, 10, 122, // Opcode: CVT_L_D_MMR6
2536
/* 1939 */    MCD_OPC_FilterValue, 197, 2, 10, 0, 0, // Skip to: 1955
2537
/* 1945 */    MCD_OPC_CheckPredicate, 26, 252, 4, 0, // Skip to: 3226
2538
/* 1950 */    MCD_OPC_Decode, 153, 10, 165, 1, // Opcode: CMP_ULT_S_MMR6
2539
/* 1955 */    MCD_OPC_FilterValue, 213, 2, 10, 0, 0, // Skip to: 1971
2540
/* 1961 */    MCD_OPC_CheckPredicate, 26, 236, 4, 0, // Skip to: 3226
2541
/* 1966 */    MCD_OPC_Decode, 151, 10, 166, 1, // Opcode: CMP_ULT_D_MMR6
2542
/* 1971 */    MCD_OPC_FilterValue, 133, 3, 10, 0, 0, // Skip to: 1987
2543
/* 1977 */    MCD_OPC_CheckPredicate, 26, 220, 4, 0, // Skip to: 3226
2544
/* 1982 */    MCD_OPC_Decode, 231, 9, 165, 1, // Opcode: CMP_LE_S_MMR6
2545
/* 1987 */    MCD_OPC_FilterValue, 149, 3, 10, 0, 0, // Skip to: 2003
2546
/* 1993 */    MCD_OPC_CheckPredicate, 26, 204, 4, 0, // Skip to: 3226
2547
/* 1998 */    MCD_OPC_Decode, 227, 9, 166, 1, // Opcode: CMP_LE_D_MMR6
2548
/* 2003 */    MCD_OPC_FilterValue, 184, 3, 10, 0, 0, // Skip to: 2019
2549
/* 2009 */    MCD_OPC_CheckPredicate, 26, 188, 4, 0, // Skip to: 3226
2550
/* 2014 */    MCD_OPC_Decode, 199, 16, 170, 1, // Opcode: MADDF_S_MMR6
2551
/* 2019 */    MCD_OPC_FilterValue, 197, 3, 10, 0, 0, // Skip to: 2035
2552
/* 2025 */    MCD_OPC_CheckPredicate, 26, 172, 4, 0, // Skip to: 3226
2553
/* 2030 */    MCD_OPC_Decode, 149, 10, 165, 1, // Opcode: CMP_ULE_S_MMR6
2554
/* 2035 */    MCD_OPC_FilterValue, 213, 3, 10, 0, 0, // Skip to: 2051
2555
/* 2041 */    MCD_OPC_CheckPredicate, 26, 156, 4, 0, // Skip to: 3226
2556
/* 2046 */    MCD_OPC_Decode, 147, 10, 166, 1, // Opcode: CMP_ULE_D_MMR6
2557
/* 2051 */    MCD_OPC_FilterValue, 248, 3, 10, 0, 0, // Skip to: 2067
2558
/* 2057 */    MCD_OPC_CheckPredicate, 26, 140, 4, 0, // Skip to: 3226
2559
/* 2062 */    MCD_OPC_Decode, 135, 18, 170, 1, // Opcode: MSUBF_S_MMR6
2560
/* 2067 */    MCD_OPC_FilterValue, 131, 4, 10, 0, 0, // Skip to: 2083
2561
/* 2073 */    MCD_OPC_CheckPredicate, 26, 124, 4, 0, // Skip to: 3226
2562
/* 2078 */    MCD_OPC_Decode, 181, 17, 145, 1, // Opcode: MIN_D_MMR6
2563
/* 2083 */    MCD_OPC_FilterValue, 133, 4, 10, 0, 0, // Skip to: 2099
2564
/* 2089 */    MCD_OPC_CheckPredicate, 26, 108, 4, 0, // Skip to: 3226
2565
/* 2094 */    MCD_OPC_Decode, 241, 9, 165, 1, // Opcode: CMP_SAF_S_MMR6
2566
/* 2099 */    MCD_OPC_FilterValue, 139, 4, 10, 0, 0, // Skip to: 2115
2567
/* 2105 */    MCD_OPC_CheckPredicate, 26, 92, 4, 0, // Skip to: 3226
2568
/* 2110 */    MCD_OPC_Decode, 245, 16, 145, 1, // Opcode: MAX_D_MMR6
2569
/* 2115 */    MCD_OPC_FilterValue, 149, 4, 10, 0, 0, // Skip to: 2131
2570
/* 2121 */    MCD_OPC_CheckPredicate, 26, 76, 4, 0, // Skip to: 3226
2571
/* 2126 */    MCD_OPC_Decode, 239, 9, 166, 1, // Opcode: CMP_SAF_D_MMR6
2572
/* 2131 */    MCD_OPC_FilterValue, 160, 4, 17, 0, 0, // Skip to: 2154
2573
/* 2137 */    MCD_OPC_CheckPredicate, 24, 60, 4, 0, // Skip to: 3226
2574
/* 2142 */    MCD_OPC_CheckField, 11, 5, 0, 53, 4, 0, // Skip to: 3226
2575
/* 2149 */    MCD_OPC_Decode, 152, 20, 171, 1, // Opcode: RINT_D_MMR6
2576
/* 2154 */    MCD_OPC_FilterValue, 163, 4, 10, 0, 0, // Skip to: 2170
2577
/* 2160 */    MCD_OPC_CheckPredicate, 26, 37, 4, 0, // Skip to: 3226
2578
/* 2165 */    MCD_OPC_Decode, 165, 17, 145, 1, // Opcode: MINA_D_MMR6
2579
/* 2170 */    MCD_OPC_FilterValue, 171, 4, 10, 0, 0, // Skip to: 2186
2580
/* 2176 */    MCD_OPC_CheckPredicate, 26, 21, 4, 0, // Skip to: 3226
2581
/* 2181 */    MCD_OPC_Decode, 229, 16, 145, 1, // Opcode: MAXA_D_MMR6
2582
/* 2186 */    MCD_OPC_FilterValue, 184, 4, 10, 0, 0, // Skip to: 2202
2583
/* 2192 */    MCD_OPC_CheckPredicate, 24, 5, 4, 0, // Skip to: 3226
2584
/* 2197 */    MCD_OPC_Decode, 253, 20, 145, 1, // Opcode: SELEQZ_D_MMR6
2585
/* 2202 */    MCD_OPC_FilterValue, 197, 4, 10, 0, 0, // Skip to: 2218
2586
/* 2208 */    MCD_OPC_CheckPredicate, 26, 245, 3, 0, // Skip to: 3226
2587
/* 2213 */    MCD_OPC_Decode, 141, 10, 165, 1, // Opcode: CMP_SUN_S_MMR6
2588
/* 2218 */    MCD_OPC_FilterValue, 213, 4, 10, 0, 0, // Skip to: 2234
2589
/* 2224 */    MCD_OPC_CheckPredicate, 26, 229, 3, 0, // Skip to: 3226
2590
/* 2229 */    MCD_OPC_Decode, 139, 10, 166, 1, // Opcode: CMP_SUN_D_MMR6
2591
/* 2234 */    MCD_OPC_FilterValue, 224, 4, 17, 0, 0, // Skip to: 2257
2592
/* 2240 */    MCD_OPC_CheckPredicate, 24, 213, 3, 0, // Skip to: 3226
2593
/* 2245 */    MCD_OPC_CheckField, 11, 5, 0, 206, 3, 0, // Skip to: 3226
2594
/* 2252 */    MCD_OPC_Decode, 153, 9, 171, 1, // Opcode: CLASS_D_MMR6
2595
/* 2257 */    MCD_OPC_FilterValue, 248, 4, 10, 0, 0, // Skip to: 2273
2596
/* 2263 */    MCD_OPC_CheckPredicate, 24, 190, 3, 0, // Skip to: 3226
2597
/* 2268 */    MCD_OPC_Decode, 132, 21, 145, 1, // Opcode: SELNEZ_D_MMR6
2598
/* 2273 */    MCD_OPC_FilterValue, 133, 5, 10, 0, 0, // Skip to: 2289
2599
/* 2279 */    MCD_OPC_CheckPredicate, 26, 174, 3, 0, // Skip to: 3226
2600
/* 2284 */    MCD_OPC_Decode, 245, 9, 165, 1, // Opcode: CMP_SEQ_S_MMR6
2601
/* 2289 */    MCD_OPC_FilterValue, 149, 5, 10, 0, 0, // Skip to: 2305
2602
/* 2295 */    MCD_OPC_CheckPredicate, 26, 158, 3, 0, // Skip to: 3226
2603
/* 2300 */    MCD_OPC_Decode, 243, 9, 166, 1, // Opcode: CMP_SEQ_D_MMR6
2604
/* 2305 */    MCD_OPC_FilterValue, 184, 5, 10, 0, 0, // Skip to: 2321
2605
/* 2311 */    MCD_OPC_CheckPredicate, 24, 142, 3, 0, // Skip to: 3226
2606
/* 2316 */    MCD_OPC_Decode, 137, 21, 172, 1, // Opcode: SEL_D_MMR6
2607
/* 2321 */    MCD_OPC_FilterValue, 197, 5, 10, 0, 0, // Skip to: 2337
2608
/* 2327 */    MCD_OPC_CheckPredicate, 26, 126, 3, 0, // Skip to: 3226
2609
/* 2332 */    MCD_OPC_Decode, 129, 10, 165, 1, // Opcode: CMP_SUEQ_S_MMR6
2610
/* 2337 */    MCD_OPC_FilterValue, 213, 5, 10, 0, 0, // Skip to: 2353
2611
/* 2343 */    MCD_OPC_CheckPredicate, 26, 110, 3, 0, // Skip to: 3226
2612
/* 2348 */    MCD_OPC_Decode, 255, 9, 166, 1, // Opcode: CMP_SUEQ_D_MMR6
2613
/* 2353 */    MCD_OPC_FilterValue, 133, 6, 10, 0, 0, // Skip to: 2369
2614
/* 2359 */    MCD_OPC_CheckPredicate, 26, 94, 3, 0, // Skip to: 3226
2615
/* 2364 */    MCD_OPC_Decode, 253, 9, 165, 1, // Opcode: CMP_SLT_S_MMR6
2616
/* 2369 */    MCD_OPC_FilterValue, 149, 6, 10, 0, 0, // Skip to: 2385
2617
/* 2375 */    MCD_OPC_CheckPredicate, 26, 78, 3, 0, // Skip to: 3226
2618
/* 2380 */    MCD_OPC_Decode, 251, 9, 166, 1, // Opcode: CMP_SLT_D_MMR6
2619
/* 2385 */    MCD_OPC_FilterValue, 187, 6, 228, 0, 0, // Skip to: 2619
2620
/* 2391 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
2621
/* 2394 */    MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 2408
2622
/* 2399 */    MCD_OPC_CheckPredicate, 26, 54, 3, 0, // Skip to: 3226
2623
/* 2404 */    MCD_OPC_Decode, 209, 13, 121, // Opcode: FLOOR_L_S_MMR6
2624
/* 2408 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 2422
2625
/* 2413 */    MCD_OPC_CheckPredicate, 26, 40, 3, 0, // Skip to: 3226
2626
/* 2418 */    MCD_OPC_Decode, 216, 13, 124, // Opcode: FLOOR_W_S_MMR6
2627
/* 2422 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 2436
2628
/* 2427 */    MCD_OPC_CheckPredicate, 26, 26, 3, 0, // Skip to: 3226
2629
/* 2432 */    MCD_OPC_Decode, 128, 9, 121, // Opcode: CEIL_L_S_MMR6
2630
/* 2436 */    MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 2450
2631
/* 2441 */    MCD_OPC_CheckPredicate, 26, 12, 3, 0, // Skip to: 3226
2632
/* 2446 */    MCD_OPC_Decode, 135, 9, 124, // Opcode: CEIL_W_S_MMR6
2633
/* 2450 */    MCD_OPC_FilterValue, 4, 9, 0, 0, // Skip to: 2464
2634
/* 2455 */    MCD_OPC_CheckPredicate, 26, 254, 2, 0, // Skip to: 3226
2635
/* 2460 */    MCD_OPC_Decode, 137, 24, 121, // Opcode: TRUNC_L_S_MMR6
2636
/* 2464 */    MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 2478
2637
/* 2469 */    MCD_OPC_CheckPredicate, 26, 240, 2, 0, // Skip to: 3226
2638
/* 2474 */    MCD_OPC_Decode, 144, 24, 124, // Opcode: TRUNC_W_S_MMR6
2639
/* 2478 */    MCD_OPC_FilterValue, 6, 9, 0, 0, // Skip to: 2492
2640
/* 2483 */    MCD_OPC_CheckPredicate, 26, 226, 2, 0, // Skip to: 3226
2641
/* 2488 */    MCD_OPC_Decode, 165, 20, 121, // Opcode: ROUND_L_S_MMR6
2642
/* 2492 */    MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 2506
2643
/* 2497 */    MCD_OPC_CheckPredicate, 26, 212, 2, 0, // Skip to: 3226
2644
/* 2502 */    MCD_OPC_Decode, 172, 20, 124, // Opcode: ROUND_W_S_MMR6
2645
/* 2506 */    MCD_OPC_FilterValue, 8, 9, 0, 0, // Skip to: 2520
2646
/* 2511 */    MCD_OPC_CheckPredicate, 26, 198, 2, 0, // Skip to: 3226
2647
/* 2516 */    MCD_OPC_Decode, 207, 13, 122, // Opcode: FLOOR_L_D_MMR6
2648
/* 2520 */    MCD_OPC_FilterValue, 9, 9, 0, 0, // Skip to: 2534
2649
/* 2525 */    MCD_OPC_CheckPredicate, 26, 184, 2, 0, // Skip to: 3226
2650
/* 2530 */    MCD_OPC_Decode, 212, 13, 126, // Opcode: FLOOR_W_D_MMR6
2651
/* 2534 */    MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 2548
2652
/* 2539 */    MCD_OPC_CheckPredicate, 26, 170, 2, 0, // Skip to: 3226
2653
/* 2544 */    MCD_OPC_Decode, 254, 8, 122, // Opcode: CEIL_L_D_MMR6
2654
/* 2548 */    MCD_OPC_FilterValue, 11, 9, 0, 0, // Skip to: 2562
2655
/* 2553 */    MCD_OPC_CheckPredicate, 26, 156, 2, 0, // Skip to: 3226
2656
/* 2558 */    MCD_OPC_Decode, 131, 9, 126, // Opcode: CEIL_W_D_MMR6
2657
/* 2562 */    MCD_OPC_FilterValue, 12, 9, 0, 0, // Skip to: 2576
2658
/* 2567 */    MCD_OPC_CheckPredicate, 26, 142, 2, 0, // Skip to: 3226
2659
/* 2572 */    MCD_OPC_Decode, 135, 24, 122, // Opcode: TRUNC_L_D_MMR6
2660
/* 2576 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 2591
2661
/* 2581 */    MCD_OPC_CheckPredicate, 26, 128, 2, 0, // Skip to: 3226
2662
/* 2586 */    MCD_OPC_Decode, 140, 24, 146, 1, // Opcode: TRUNC_W_D_MMR6
2663
/* 2591 */    MCD_OPC_FilterValue, 14, 9, 0, 0, // Skip to: 2605
2664
/* 2596 */    MCD_OPC_CheckPredicate, 26, 113, 2, 0, // Skip to: 3226
2665
/* 2601 */    MCD_OPC_Decode, 163, 20, 122, // Opcode: ROUND_L_D_MMR6
2666
/* 2605 */    MCD_OPC_FilterValue, 15, 104, 2, 0, // Skip to: 3226
2667
/* 2610 */    MCD_OPC_CheckPredicate, 26, 99, 2, 0, // Skip to: 3226
2668
/* 2615 */    MCD_OPC_Decode, 168, 20, 122, // Opcode: ROUND_W_D_MMR6
2669
/* 2619 */    MCD_OPC_FilterValue, 197, 6, 10, 0, 0, // Skip to: 2635
2670
/* 2625 */    MCD_OPC_CheckPredicate, 26, 84, 2, 0, // Skip to: 3226
2671
/* 2630 */    MCD_OPC_Decode, 137, 10, 165, 1, // Opcode: CMP_SULT_S_MMR6
2672
/* 2635 */    MCD_OPC_FilterValue, 213, 6, 10, 0, 0, // Skip to: 2651
2673
/* 2641 */    MCD_OPC_CheckPredicate, 26, 68, 2, 0, // Skip to: 3226
2674
/* 2646 */    MCD_OPC_Decode, 135, 10, 166, 1, // Opcode: CMP_SULT_D_MMR6
2675
/* 2651 */    MCD_OPC_FilterValue, 251, 6, 59, 0, 0, // Skip to: 2716
2676
/* 2657 */    MCD_OPC_ExtractField, 11, 5,  // Inst{15-11} ...
2677
/* 2660 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 2674
2678
/* 2665 */    MCD_OPC_CheckPredicate, 26, 44, 2, 0, // Skip to: 3226
2679
/* 2670 */    MCD_OPC_Decode, 253, 13, 124, // Opcode: FNEG_S_MMR6
2680
/* 2674 */    MCD_OPC_FilterValue, 7, 9, 0, 0, // Skip to: 2688
2681
/* 2679 */    MCD_OPC_CheckPredicate, 26, 30, 2, 0, // Skip to: 3226
2682
/* 2684 */    MCD_OPC_Decode, 212, 10, 124, // Opcode: CVT_S_W_MMR6
2683
/* 2688 */    MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 2702
2684
/* 2693 */    MCD_OPC_CheckPredicate, 23, 16, 2, 0, // Skip to: 3226
2685
/* 2698 */    MCD_OPC_Decode, 192, 10, 122, // Opcode: CVT_D_L_MMR6
2686
/* 2702 */    MCD_OPC_FilterValue, 11, 7, 2, 0, // Skip to: 3226
2687
/* 2707 */    MCD_OPC_CheckPredicate, 23, 2, 2, 0, // Skip to: 3226
2688
/* 2712 */    MCD_OPC_Decode, 207, 10, 121, // Opcode: CVT_S_L_MMR6
2689
/* 2716 */    MCD_OPC_FilterValue, 133, 7, 10, 0, 0, // Skip to: 2732
2690
/* 2722 */    MCD_OPC_CheckPredicate, 26, 243, 1, 0, // Skip to: 3226
2691
/* 2727 */    MCD_OPC_Decode, 249, 9, 165, 1, // Opcode: CMP_SLE_S_MMR6
2692
/* 2732 */    MCD_OPC_FilterValue, 149, 7, 10, 0, 0, // Skip to: 2748
2693
/* 2738 */    MCD_OPC_CheckPredicate, 26, 227, 1, 0, // Skip to: 3226
2694
/* 2743 */    MCD_OPC_Decode, 247, 9, 166, 1, // Opcode: CMP_SLE_D_MMR6
2695
/* 2748 */    MCD_OPC_FilterValue, 184, 7, 10, 0, 0, // Skip to: 2764
2696
/* 2754 */    MCD_OPC_CheckPredicate, 26, 211, 1, 0, // Skip to: 3226
2697
/* 2759 */    MCD_OPC_Decode, 197, 16, 172, 1, // Opcode: MADDF_D_MMR6
2698
/* 2764 */    MCD_OPC_FilterValue, 197, 7, 10, 0, 0, // Skip to: 2780
2699
/* 2770 */    MCD_OPC_CheckPredicate, 26, 195, 1, 0, // Skip to: 3226
2700
/* 2775 */    MCD_OPC_Decode, 133, 10, 165, 1, // Opcode: CMP_SULE_S_MMR6
2701
/* 2780 */    MCD_OPC_FilterValue, 213, 7, 10, 0, 0, // Skip to: 2796
2702
/* 2786 */    MCD_OPC_CheckPredicate, 26, 179, 1, 0, // Skip to: 3226
2703
/* 2791 */    MCD_OPC_Decode, 131, 10, 166, 1, // Opcode: CMP_SULE_D_MMR6
2704
/* 2796 */    MCD_OPC_FilterValue, 248, 7, 168, 1, 0, // Skip to: 3226
2705
/* 2802 */    MCD_OPC_CheckPredicate, 26, 163, 1, 0, // Skip to: 3226
2706
/* 2807 */    MCD_OPC_Decode, 133, 18, 172, 1, // Opcode: MSUBF_D_MMR6
2707
/* 2812 */    MCD_OPC_FilterValue, 24, 61, 0, 0, // Skip to: 2878
2708
/* 2817 */    MCD_OPC_ExtractField, 12, 4,  // Inst{15-12} ...
2709
/* 2820 */    MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 2834
2710
/* 2825 */    MCD_OPC_CheckPredicate, 24, 140, 1, 0, // Skip to: 3226
2711
/* 2830 */    MCD_OPC_Decode, 243, 19, 100, // Opcode: PREF_MMR6
2712
/* 2834 */    MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 2856
2713
/* 2839 */    MCD_OPC_CheckPredicate, 24, 126, 1, 0, // Skip to: 3226
2714
/* 2844 */    MCD_OPC_CheckField, 9, 3, 0, 119, 1, 0, // Skip to: 3226
2715
/* 2851 */    MCD_OPC_Decode, 244, 15, 134, 1, // Opcode: LL_MMR6
2716
/* 2856 */    MCD_OPC_FilterValue, 11, 109, 1, 0, // Skip to: 3226
2717
/* 2861 */    MCD_OPC_CheckPredicate, 24, 104, 1, 0, // Skip to: 3226
2718
/* 2866 */    MCD_OPC_CheckField, 9, 3, 0, 97, 1, 0, // Skip to: 3226
2719
/* 2873 */    MCD_OPC_Decode, 215, 20, 134, 1, // Opcode: SC_MMR6
2720
/* 2878 */    MCD_OPC_FilterValue, 28, 9, 0, 0, // Skip to: 2892
2721
/* 2883 */    MCD_OPC_CheckPredicate, 24, 82, 1, 0, // Skip to: 3226
2722
/* 2888 */    MCD_OPC_Decode, 178, 24, 108, // Opcode: XORI_MMR6
2723
/* 2892 */    MCD_OPC_FilterValue, 29, 27, 0, 0, // Skip to: 2924
2724
/* 2897 */    MCD_OPC_CheckPredicate, 24, 12, 0, 0, // Skip to: 2914
2725
/* 2902 */    MCD_OPC_CheckField, 16, 5, 0, 5, 0, 0, // Skip to: 2914
2726
/* 2909 */    MCD_OPC_Decode, 200, 7, 173, 1, // Opcode: BEQZALC_MMR6
2727
/* 2914 */    MCD_OPC_CheckPredicate, 24, 51, 1, 0, // Skip to: 3226
2728
/* 2919 */    MCD_OPC_Decode, 193, 7, 173, 1, // Opcode: BEQC_MMR6
2729
/* 2924 */    MCD_OPC_FilterValue, 30, 71, 0, 0, // Skip to: 3000
2730
/* 2929 */    MCD_OPC_ExtractField, 19, 2,  // Inst{20-19} ...
2731
/* 2932 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2947
2732
/* 2937 */    MCD_OPC_CheckPredicate, 24, 28, 1, 0, // Skip to: 3226
2733
/* 2942 */    MCD_OPC_Decode, 131, 6, 174, 1, // Opcode: ADDIUPC_MMR6
2734
/* 2947 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 2962
2735
/* 2952 */    MCD_OPC_CheckPredicate, 24, 13, 1, 0, // Skip to: 3226
2736
/* 2957 */    MCD_OPC_Decode, 159, 16, 174, 1, // Opcode: LWPC_MMR6
2737
/* 2962 */    MCD_OPC_FilterValue, 3, 3, 1, 0, // Skip to: 3226
2738
/* 2967 */    MCD_OPC_ExtractField, 16, 3,  // Inst{18-16} ...
2739
/* 2970 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 2985
2740
/* 2975 */    MCD_OPC_CheckPredicate, 24, 246, 0, 0, // Skip to: 3226
2741
/* 2980 */    MCD_OPC_Decode, 246, 6, 175, 1, // Opcode: AUIPC_MMR6
2742
/* 2985 */    MCD_OPC_FilterValue, 7, 236, 0, 0, // Skip to: 3226
2743
/* 2990 */    MCD_OPC_CheckPredicate, 24, 231, 0, 0, // Skip to: 3226
2744
/* 2995 */    MCD_OPC_Decode, 214, 6, 175, 1, // Opcode: ALUIPC_MMR6
2745
/* 3000 */    MCD_OPC_FilterValue, 31, 27, 0, 0, // Skip to: 3032
2746
/* 3005 */    MCD_OPC_CheckPredicate, 24, 12, 0, 0, // Skip to: 3022
2747
/* 3010 */    MCD_OPC_CheckField, 16, 5, 0, 5, 0, 0, // Skip to: 3022
2748
/* 3017 */    MCD_OPC_Decode, 190, 8, 176, 1, // Opcode: BNEZALC_MMR6
2749
/* 3022 */    MCD_OPC_CheckPredicate, 24, 199, 0, 0, // Skip to: 3226
2750
/* 3027 */    MCD_OPC_Decode, 175, 8, 176, 1, // Opcode: BNEC_MMR6
2751
/* 3032 */    MCD_OPC_FilterValue, 32, 26, 0, 0, // Skip to: 3063
2752
/* 3037 */    MCD_OPC_CheckPredicate, 24, 11, 0, 0, // Skip to: 3053
2753
/* 3042 */    MCD_OPC_CheckField, 21, 5, 0, 4, 0, 0, // Skip to: 3053
2754
/* 3049 */    MCD_OPC_Decode, 128, 15, 103, // Opcode: JIALC_MMR6
2755
/* 3053 */    MCD_OPC_CheckPredicate, 24, 168, 0, 0, // Skip to: 3226
2756
/* 3058 */    MCD_OPC_Decode, 206, 7, 177, 1, // Opcode: BEQZC_MMR6
2757
/* 3063 */    MCD_OPC_FilterValue, 37, 10, 0, 0, // Skip to: 3078
2758
/* 3068 */    MCD_OPC_CheckPredicate, 24, 153, 0, 0, // Skip to: 3226
2759
/* 3073 */    MCD_OPC_Decode, 186, 7, 178, 1, // Opcode: BC_MMR6
2760
/* 3078 */    MCD_OPC_FilterValue, 40, 26, 0, 0, // Skip to: 3109
2761
/* 3083 */    MCD_OPC_CheckPredicate, 24, 11, 0, 0, // Skip to: 3099
2762
/* 3088 */    MCD_OPC_CheckField, 21, 5, 0, 4, 0, 0, // Skip to: 3099
2763
/* 3095 */    MCD_OPC_Decode, 131, 15, 103, // Opcode: JIC_MMR6
2764
/* 3099 */    MCD_OPC_CheckPredicate, 24, 122, 0, 0, // Skip to: 3226
2765
/* 3104 */    MCD_OPC_Decode, 196, 8, 177, 1, // Opcode: BNEZC_MMR6
2766
/* 3109 */    MCD_OPC_FilterValue, 45, 10, 0, 0, // Skip to: 3124
2767
/* 3114 */    MCD_OPC_CheckPredicate, 24, 107, 0, 0, // Skip to: 3226
2768
/* 3119 */    MCD_OPC_Decode, 150, 7, 178, 1, // Opcode: BALC_MMR6
2769
/* 3124 */    MCD_OPC_FilterValue, 48, 10, 0, 0, // Skip to: 3139
2770
/* 3129 */    MCD_OPC_CheckPredicate, 24, 92, 0, 0, // Skip to: 3226
2771
/* 3134 */    MCD_OPC_Decode, 217, 7, 179, 1, // Opcode: BGEUC_MMR6
2772
/* 3139 */    MCD_OPC_FilterValue, 52, 9, 0, 0, // Skip to: 3153
2773
/* 3144 */    MCD_OPC_CheckPredicate, 24, 77, 0, 0, // Skip to: 3226
2774
/* 3149 */    MCD_OPC_Decode, 225, 6, 108, // Opcode: ANDI_MMR6
2775
/* 3153 */    MCD_OPC_FilterValue, 53, 10, 0, 0, // Skip to: 3168
2776
/* 3158 */    MCD_OPC_CheckPredicate, 24, 63, 0, 0, // Skip to: 3226
2777
/* 3163 */    MCD_OPC_Decode, 145, 8, 180, 1, // Opcode: BLTC_MMR6
2778
/* 3168 */    MCD_OPC_FilterValue, 56, 10, 0, 0, // Skip to: 3183
2779
/* 3173 */    MCD_OPC_CheckPredicate, 24, 48, 0, 0, // Skip to: 3226
2780
/* 3178 */    MCD_OPC_Decode, 151, 8, 181, 1, // Opcode: BLTUC_MMR6
2781
/* 3183 */    MCD_OPC_FilterValue, 61, 10, 0, 0, // Skip to: 3198
2782
/* 3188 */    MCD_OPC_CheckPredicate, 24, 33, 0, 0, // Skip to: 3226
2783
/* 3193 */    MCD_OPC_Decode, 211, 7, 182, 1, // Opcode: BGEC_MMR6
2784
/* 3198 */    MCD_OPC_FilterValue, 62, 9, 0, 0, // Skip to: 3212
2785
/* 3203 */    MCD_OPC_CheckPredicate, 24, 18, 0, 0, // Skip to: 3226
2786
/* 3208 */    MCD_OPC_Decode, 170, 23, 98, // Opcode: SW_MMR6
2787
/* 3212 */    MCD_OPC_FilterValue, 63, 9, 0, 0, // Skip to: 3226
2788
/* 3217 */    MCD_OPC_CheckPredicate, 24, 4, 0, 0, // Skip to: 3226
2789
/* 3222 */    MCD_OPC_Decode, 180, 16, 98, // Opcode: LW_MMR6
2790
/* 3226 */    MCD_OPC_Fail,
2791
  0
2792
};
2793
2794
static const uint8_t DecoderTableMicroMipsR6_Ambiguous32[] = {
2795
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
2796
/* 3 */       MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 18
2797
/* 8 */       MCD_OPC_CheckPredicate, 24, 84, 0, 0, // Skip to: 97
2798
/* 13 */      MCD_OPC_Decode, 207, 8, 173, 1, // Opcode: BOVC_MMR6
2799
/* 18 */      MCD_OPC_FilterValue, 31, 10, 0, 0, // Skip to: 33
2800
/* 23 */      MCD_OPC_CheckPredicate, 24, 69, 0, 0, // Skip to: 97
2801
/* 28 */      MCD_OPC_Decode, 200, 8, 176, 1, // Opcode: BNVC_MMR6
2802
/* 33 */      MCD_OPC_FilterValue, 48, 27, 0, 0, // Skip to: 65
2803
/* 38 */      MCD_OPC_CheckPredicate, 24, 12, 0, 0, // Skip to: 55
2804
/* 43 */      MCD_OPC_CheckField, 16, 5, 0, 5, 0, 0, // Skip to: 55
2805
/* 50 */      MCD_OPC_Decode, 137, 8, 179, 1, // Opcode: BLEZALC_MMR6
2806
/* 55 */      MCD_OPC_CheckPredicate, 24, 37, 0, 0, // Skip to: 97
2807
/* 60 */      MCD_OPC_Decode, 223, 7, 179, 1, // Opcode: BGEZALC_MMR6
2808
/* 65 */      MCD_OPC_FilterValue, 56, 27, 0, 0, // Skip to: 97
2809
/* 70 */      MCD_OPC_CheckPredicate, 24, 12, 0, 0, // Skip to: 87
2810
/* 75 */      MCD_OPC_CheckField, 16, 5, 0, 5, 0, 0, // Skip to: 87
2811
/* 82 */      MCD_OPC_Decode, 235, 7, 181, 1, // Opcode: BGTZALC_MMR6
2812
/* 87 */      MCD_OPC_CheckPredicate, 24, 5, 0, 0, // Skip to: 97
2813
/* 92 */      MCD_OPC_Decode, 157, 8, 181, 1, // Opcode: BLTZALC_MMR6
2814
/* 97 */      MCD_OPC_Fail,
2815
  0
2816
};
2817
2818
static const uint8_t DecoderTableMips32[] = {
2819
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
2820
/* 3 */       MCD_OPC_FilterValue, 0, 101, 4, 0, // Skip to: 1133
2821
/* 8 */       MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
2822
/* 11 */      MCD_OPC_FilterValue, 0, 63, 0, 0, // Skip to: 79
2823
/* 16 */      MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
2824
/* 19 */      MCD_OPC_FilterValue, 0, 178, 66, 0, // Skip to: 17098
2825
/* 24 */      MCD_OPC_ExtractField, 6, 15,  // Inst{20-6} ...
2826
/* 27 */      MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 41
2827
/* 32 */      MCD_OPC_CheckPredicate, 27, 32, 0, 0, // Skip to: 69
2828
/* 37 */      MCD_OPC_Decode, 185, 22, 10, // Opcode: SSNOP
2829
/* 41 */      MCD_OPC_FilterValue, 3, 9, 0, 0, // Skip to: 55
2830
/* 46 */      MCD_OPC_CheckPredicate, 27, 18, 0, 0, // Skip to: 69
2831
/* 51 */      MCD_OPC_Decode, 206, 12, 10, // Opcode: EHB
2832
/* 55 */      MCD_OPC_FilterValue, 5, 9, 0, 0, // Skip to: 69
2833
/* 60 */      MCD_OPC_CheckPredicate, 28, 4, 0, 0, // Skip to: 69
2834
/* 65 */      MCD_OPC_Decode, 181, 19, 10, // Opcode: PAUSE
2835
/* 69 */      MCD_OPC_CheckPredicate, 27, 128, 66, 0, // Skip to: 17098
2836
/* 74 */      MCD_OPC_Decode, 219, 21, 183, 1, // Opcode: SLL
2837
/* 79 */      MCD_OPC_FilterValue, 1, 47, 0, 0, // Skip to: 131
2838
/* 84 */      MCD_OPC_ExtractField, 16, 2,  // Inst{17-16} ...
2839
/* 87 */      MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 109
2840
/* 92 */      MCD_OPC_CheckPredicate, 29, 105, 66, 0, // Skip to: 17098
2841
/* 97 */      MCD_OPC_CheckField, 6, 5, 0, 98, 66, 0, // Skip to: 17098
2842
/* 104 */     MCD_OPC_Decode, 220, 17, 184, 1, // Opcode: MOVF_I
2843
/* 109 */     MCD_OPC_FilterValue, 1, 88, 66, 0, // Skip to: 17098
2844
/* 114 */     MCD_OPC_CheckPredicate, 29, 83, 66, 0, // Skip to: 17098
2845
/* 119 */     MCD_OPC_CheckField, 6, 5, 0, 76, 66, 0, // Skip to: 17098
2846
/* 126 */     MCD_OPC_Decode, 241, 17, 184, 1, // Opcode: MOVT_I
2847
/* 131 */     MCD_OPC_FilterValue, 2, 33, 0, 0, // Skip to: 169
2848
/* 136 */     MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
2849
/* 139 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 154
2850
/* 144 */     MCD_OPC_CheckPredicate, 27, 53, 66, 0, // Skip to: 17098
2851
/* 149 */     MCD_OPC_Decode, 160, 22, 183, 1, // Opcode: SRL
2852
/* 154 */     MCD_OPC_FilterValue, 1, 43, 66, 0, // Skip to: 17098
2853
/* 159 */     MCD_OPC_CheckPredicate, 28, 38, 66, 0, // Skip to: 17098
2854
/* 164 */     MCD_OPC_Decode, 155, 20, 183, 1, // Opcode: ROTR
2855
/* 169 */     MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 191
2856
/* 174 */     MCD_OPC_CheckPredicate, 27, 23, 66, 0, // Skip to: 17098
2857
/* 179 */     MCD_OPC_CheckField, 21, 5, 0, 16, 66, 0, // Skip to: 17098
2858
/* 186 */     MCD_OPC_Decode, 138, 22, 183, 1, // Opcode: SRA
2859
/* 191 */     MCD_OPC_FilterValue, 4, 16, 0, 0, // Skip to: 212
2860
/* 196 */     MCD_OPC_CheckPredicate, 27, 1, 66, 0, // Skip to: 17098
2861
/* 201 */     MCD_OPC_CheckField, 6, 5, 0, 250, 65, 0, // Skip to: 17098
2862
/* 208 */     MCD_OPC_Decode, 229, 21, 55, // Opcode: SLLV
2863
/* 212 */     MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 234
2864
/* 217 */     MCD_OPC_CheckPredicate, 30, 236, 65, 0, // Skip to: 17098
2865
/* 222 */     MCD_OPC_CheckField, 8, 3, 0, 229, 65, 0, // Skip to: 17098
2866
/* 229 */     MCD_OPC_Decode, 247, 15, 185, 1, // Opcode: LSA
2867
/* 234 */     MCD_OPC_FilterValue, 6, 31, 0, 0, // Skip to: 270
2868
/* 239 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2869
/* 242 */     MCD_OPC_FilterValue, 0, 9, 0, 0, // Skip to: 256
2870
/* 247 */     MCD_OPC_CheckPredicate, 27, 206, 65, 0, // Skip to: 17098
2871
/* 252 */     MCD_OPC_Decode, 176, 22, 55, // Opcode: SRLV
2872
/* 256 */     MCD_OPC_FilterValue, 1, 197, 65, 0, // Skip to: 17098
2873
/* 261 */     MCD_OPC_CheckPredicate, 28, 192, 65, 0, // Skip to: 17098
2874
/* 266 */     MCD_OPC_Decode, 156, 20, 55, // Opcode: ROTRV
2875
/* 270 */     MCD_OPC_FilterValue, 7, 16, 0, 0, // Skip to: 291
2876
/* 275 */     MCD_OPC_CheckPredicate, 27, 178, 65, 0, // Skip to: 17098
2877
/* 280 */     MCD_OPC_CheckField, 6, 5, 0, 171, 65, 0, // Skip to: 17098
2878
/* 287 */     MCD_OPC_Decode, 151, 22, 55, // Opcode: SRAV
2879
/* 291 */     MCD_OPC_FilterValue, 8, 33, 0, 0, // Skip to: 329
2880
/* 296 */     MCD_OPC_ExtractField, 6, 15,  // Inst{20-6} ...
2881
/* 299 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 314
2882
/* 304 */     MCD_OPC_CheckPredicate, 31, 149, 65, 0, // Skip to: 17098
2883
/* 309 */     MCD_OPC_Decode, 132, 15, 186, 1, // Opcode: JR
2884
/* 314 */     MCD_OPC_FilterValue, 16, 139, 65, 0, // Skip to: 17098
2885
/* 319 */     MCD_OPC_CheckPredicate, 32, 134, 65, 0, // Skip to: 17098
2886
/* 324 */     MCD_OPC_Decode, 140, 15, 186, 1, // Opcode: JR_HB
2887
/* 329 */     MCD_OPC_FilterValue, 9, 45, 0, 0, // Skip to: 379
2888
/* 334 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2889
/* 337 */     MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 358
2890
/* 342 */     MCD_OPC_CheckPredicate, 33, 111, 65, 0, // Skip to: 17098
2891
/* 347 */     MCD_OPC_CheckField, 16, 5, 0, 104, 65, 0, // Skip to: 17098
2892
/* 354 */     MCD_OPC_Decode, 236, 14, 25, // Opcode: JALR
2893
/* 358 */     MCD_OPC_FilterValue, 16, 95, 65, 0, // Skip to: 17098
2894
/* 363 */     MCD_OPC_CheckPredicate, 34, 90, 65, 0, // Skip to: 17098
2895
/* 368 */     MCD_OPC_CheckField, 16, 5, 0, 83, 65, 0, // Skip to: 17098
2896
/* 375 */     MCD_OPC_Decode, 247, 14, 25, // Opcode: JALR_HB
2897
/* 379 */     MCD_OPC_FilterValue, 10, 17, 0, 0, // Skip to: 401
2898
/* 384 */     MCD_OPC_CheckPredicate, 35, 69, 65, 0, // Skip to: 17098
2899
/* 389 */     MCD_OPC_CheckField, 6, 5, 0, 62, 65, 0, // Skip to: 17098
2900
/* 396 */     MCD_OPC_Decode, 253, 17, 187, 1, // Opcode: MOVZ_I_I
2901
/* 401 */     MCD_OPC_FilterValue, 11, 17, 0, 0, // Skip to: 423
2902
/* 406 */     MCD_OPC_CheckPredicate, 35, 47, 65, 0, // Skip to: 17098
2903
/* 411 */     MCD_OPC_CheckField, 6, 5, 0, 40, 65, 0, // Skip to: 17098
2904
/* 418 */     MCD_OPC_Decode, 232, 17, 187, 1, // Opcode: MOVN_I_I
2905
/* 423 */     MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 438
2906
/* 428 */     MCD_OPC_CheckPredicate, 27, 25, 65, 0, // Skip to: 17098
2907
/* 433 */     MCD_OPC_Decode, 182, 23, 188, 1, // Opcode: SYSCALL
2908
/* 438 */     MCD_OPC_FilterValue, 13, 9, 0, 0, // Skip to: 452
2909
/* 443 */     MCD_OPC_CheckPredicate, 27, 10, 65, 0, // Skip to: 17098
2910
/* 448 */     MCD_OPC_Decode, 211, 8, 56, // Opcode: BREAK
2911
/* 452 */     MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 467
2912
/* 457 */     MCD_OPC_CheckPredicate, 36, 252, 64, 0, // Skip to: 17098
2913
/* 462 */     MCD_OPC_Decode, 173, 23, 189, 1, // Opcode: SYNC
2914
/* 467 */     MCD_OPC_FilterValue, 16, 51, 0, 0, // Skip to: 523
2915
/* 472 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2916
/* 475 */     MCD_OPC_FilterValue, 0, 234, 64, 0, // Skip to: 17098
2917
/* 480 */     MCD_OPC_ExtractField, 16, 5,  // Inst{20-16} ...
2918
/* 483 */     MCD_OPC_FilterValue, 0, 226, 64, 0, // Skip to: 17098
2919
/* 488 */     MCD_OPC_ExtractField, 23, 3,  // Inst{25-23} ...
2920
/* 491 */     MCD_OPC_FilterValue, 0, 218, 64, 0, // Skip to: 17098
2921
/* 496 */     MCD_OPC_CheckPredicate, 31, 12, 0, 0, // Skip to: 513
2922
/* 501 */     MCD_OPC_CheckField, 21, 2, 0, 5, 0, 0, // Skip to: 513
2923
/* 508 */     MCD_OPC_Decode, 150, 17, 190, 1, // Opcode: MFHI
2924
/* 513 */     MCD_OPC_CheckPredicate, 37, 196, 64, 0, // Skip to: 17098
2925
/* 518 */     MCD_OPC_Decode, 153, 17, 191, 1, // Opcode: MFHI_DSP
2926
/* 523 */     MCD_OPC_FilterValue, 17, 43, 0, 0, // Skip to: 571
2927
/* 528 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2928
/* 531 */     MCD_OPC_FilterValue, 0, 178, 64, 0, // Skip to: 17098
2929
/* 536 */     MCD_OPC_ExtractField, 13, 8,  // Inst{20-13} ...
2930
/* 539 */     MCD_OPC_FilterValue, 0, 170, 64, 0, // Skip to: 17098
2931
/* 544 */     MCD_OPC_CheckPredicate, 31, 12, 0, 0, // Skip to: 561
2932
/* 549 */     MCD_OPC_CheckField, 11, 2, 0, 5, 0, 0, // Skip to: 561
2933
/* 556 */     MCD_OPC_Decode, 179, 18, 186, 1, // Opcode: MTHI
2934
/* 561 */     MCD_OPC_CheckPredicate, 37, 148, 64, 0, // Skip to: 17098
2935
/* 566 */     MCD_OPC_Decode, 181, 18, 192, 1, // Opcode: MTHI_DSP
2936
/* 571 */     MCD_OPC_FilterValue, 18, 51, 0, 0, // Skip to: 627
2937
/* 576 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2938
/* 579 */     MCD_OPC_FilterValue, 0, 130, 64, 0, // Skip to: 17098
2939
/* 584 */     MCD_OPC_ExtractField, 16, 5,  // Inst{20-16} ...
2940
/* 587 */     MCD_OPC_FilterValue, 0, 122, 64, 0, // Skip to: 17098
2941
/* 592 */     MCD_OPC_ExtractField, 23, 3,  // Inst{25-23} ...
2942
/* 595 */     MCD_OPC_FilterValue, 0, 114, 64, 0, // Skip to: 17098
2943
/* 600 */     MCD_OPC_CheckPredicate, 31, 12, 0, 0, // Skip to: 617
2944
/* 605 */     MCD_OPC_CheckField, 21, 2, 0, 5, 0, 0, // Skip to: 617
2945
/* 612 */     MCD_OPC_Decode, 156, 17, 190, 1, // Opcode: MFLO
2946
/* 617 */     MCD_OPC_CheckPredicate, 37, 92, 64, 0, // Skip to: 17098
2947
/* 622 */     MCD_OPC_Decode, 159, 17, 191, 1, // Opcode: MFLO_DSP
2948
/* 627 */     MCD_OPC_FilterValue, 19, 43, 0, 0, // Skip to: 675
2949
/* 632 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2950
/* 635 */     MCD_OPC_FilterValue, 0, 74, 64, 0, // Skip to: 17098
2951
/* 640 */     MCD_OPC_ExtractField, 13, 8,  // Inst{20-13} ...
2952
/* 643 */     MCD_OPC_FilterValue, 0, 66, 64, 0, // Skip to: 17098
2953
/* 648 */     MCD_OPC_CheckPredicate, 31, 12, 0, 0, // Skip to: 665
2954
/* 653 */     MCD_OPC_CheckField, 11, 2, 0, 5, 0, 0, // Skip to: 665
2955
/* 660 */     MCD_OPC_Decode, 186, 18, 186, 1, // Opcode: MTLO
2956
/* 665 */     MCD_OPC_CheckPredicate, 37, 44, 64, 0, // Skip to: 17098
2957
/* 670 */     MCD_OPC_Decode, 188, 18, 193, 1, // Opcode: MTLO_DSP
2958
/* 675 */     MCD_OPC_FilterValue, 21, 17, 0, 0, // Skip to: 697
2959
/* 680 */     MCD_OPC_CheckPredicate, 38, 29, 64, 0, // Skip to: 17098
2960
/* 685 */     MCD_OPC_CheckField, 8, 3, 0, 22, 64, 0, // Skip to: 17098
2961
/* 692 */     MCD_OPC_Decode, 235, 11, 194, 1, // Opcode: DLSA
2962
/* 697 */     MCD_OPC_FilterValue, 24, 42, 0, 0, // Skip to: 744
2963
/* 702 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2964
/* 705 */     MCD_OPC_FilterValue, 0, 4, 64, 0, // Skip to: 17098
2965
/* 710 */     MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
2966
/* 713 */     MCD_OPC_FilterValue, 0, 252, 63, 0, // Skip to: 17098
2967
/* 718 */     MCD_OPC_CheckPredicate, 31, 11, 0, 0, // Skip to: 734
2968
/* 723 */     MCD_OPC_CheckField, 11, 2, 0, 4, 0, 0, // Skip to: 734
2969
/* 730 */     MCD_OPC_Decode, 230, 18, 80, // Opcode: MULT
2970
/* 734 */     MCD_OPC_CheckPredicate, 37, 231, 63, 0, // Skip to: 17098
2971
/* 739 */     MCD_OPC_Decode, 233, 18, 195, 1, // Opcode: MULT_DSP
2972
/* 744 */     MCD_OPC_FilterValue, 25, 42, 0, 0, // Skip to: 791
2973
/* 749 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
2974
/* 752 */     MCD_OPC_FilterValue, 0, 213, 63, 0, // Skip to: 17098
2975
/* 757 */     MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
2976
/* 760 */     MCD_OPC_FilterValue, 0, 205, 63, 0, // Skip to: 17098
2977
/* 765 */     MCD_OPC_CheckPredicate, 31, 11, 0, 0, // Skip to: 781
2978
/* 770 */     MCD_OPC_CheckField, 11, 2, 0, 4, 0, 0, // Skip to: 781
2979
/* 777 */     MCD_OPC_Decode, 236, 18, 80, // Opcode: MULTu
2980
/* 781 */     MCD_OPC_CheckPredicate, 37, 184, 63, 0, // Skip to: 17098
2981
/* 786 */     MCD_OPC_Decode, 231, 18, 195, 1, // Opcode: MULTU_DSP
2982
/* 791 */     MCD_OPC_FilterValue, 26, 16, 0, 0, // Skip to: 812
2983
/* 796 */     MCD_OPC_CheckPredicate, 31, 169, 63, 0, // Skip to: 17098
2984
/* 801 */     MCD_OPC_CheckField, 6, 10, 0, 162, 63, 0, // Skip to: 17098
2985
/* 808 */     MCD_OPC_Decode, 236, 20, 80, // Opcode: SDIV
2986
/* 812 */     MCD_OPC_FilterValue, 27, 16, 0, 0, // Skip to: 833
2987
/* 817 */     MCD_OPC_CheckPredicate, 31, 148, 63, 0, // Skip to: 17098
2988
/* 822 */     MCD_OPC_CheckField, 6, 10, 0, 141, 63, 0, // Skip to: 17098
2989
/* 829 */     MCD_OPC_Decode, 152, 24, 80, // Opcode: UDIV
2990
/* 833 */     MCD_OPC_FilterValue, 32, 16, 0, 0, // Skip to: 854
2991
/* 838 */     MCD_OPC_CheckPredicate, 27, 127, 63, 0, // Skip to: 17098
2992
/* 843 */     MCD_OPC_CheckField, 6, 5, 0, 120, 63, 0, // Skip to: 17098
2993
/* 850 */     MCD_OPC_Decode, 251, 5, 61, // Opcode: ADD
2994
/* 854 */     MCD_OPC_FilterValue, 33, 16, 0, 0, // Skip to: 875
2995
/* 859 */     MCD_OPC_CheckPredicate, 27, 106, 63, 0, // Skip to: 17098
2996
/* 864 */     MCD_OPC_CheckField, 6, 5, 0, 99, 63, 0, // Skip to: 17098
2997
/* 871 */     MCD_OPC_Decode, 206, 6, 61, // Opcode: ADDu
2998
/* 875 */     MCD_OPC_FilterValue, 34, 16, 0, 0, // Skip to: 896
2999
/* 880 */     MCD_OPC_CheckPredicate, 27, 85, 63, 0, // Skip to: 17098
3000
/* 885 */     MCD_OPC_CheckField, 6, 5, 0, 78, 63, 0, // Skip to: 17098
3001
/* 892 */     MCD_OPC_Decode, 192, 22, 61, // Opcode: SUB
3002
/* 896 */     MCD_OPC_FilterValue, 35, 16, 0, 0, // Skip to: 917
3003
/* 901 */     MCD_OPC_CheckPredicate, 27, 64, 63, 0, // Skip to: 17098
3004
/* 906 */     MCD_OPC_CheckField, 6, 5, 0, 57, 63, 0, // Skip to: 17098
3005
/* 913 */     MCD_OPC_Decode, 249, 22, 61, // Opcode: SUBu
3006
/* 917 */     MCD_OPC_FilterValue, 36, 16, 0, 0, // Skip to: 938
3007
/* 922 */     MCD_OPC_CheckPredicate, 27, 43, 63, 0, // Skip to: 17098
3008
/* 927 */     MCD_OPC_CheckField, 6, 5, 0, 36, 63, 0, // Skip to: 17098
3009
/* 934 */     MCD_OPC_Decode, 216, 6, 61, // Opcode: AND
3010
/* 938 */     MCD_OPC_FilterValue, 37, 16, 0, 0, // Skip to: 959
3011
/* 943 */     MCD_OPC_CheckPredicate, 27, 22, 63, 0, // Skip to: 17098
3012
/* 948 */     MCD_OPC_CheckField, 6, 5, 0, 15, 63, 0, // Skip to: 17098
3013
/* 955 */     MCD_OPC_Decode, 163, 19, 61, // Opcode: OR
3014
/* 959 */     MCD_OPC_FilterValue, 38, 16, 0, 0, // Skip to: 980
3015
/* 964 */     MCD_OPC_CheckPredicate, 27, 1, 63, 0, // Skip to: 17098
3016
/* 969 */     MCD_OPC_CheckField, 6, 5, 0, 250, 62, 0, // Skip to: 17098
3017
/* 976 */     MCD_OPC_Decode, 172, 24, 61, // Opcode: XOR
3018
/* 980 */     MCD_OPC_FilterValue, 39, 16, 0, 0, // Skip to: 1001
3019
/* 985 */     MCD_OPC_CheckPredicate, 27, 236, 62, 0, // Skip to: 17098
3020
/* 990 */     MCD_OPC_CheckField, 6, 5, 0, 229, 62, 0, // Skip to: 17098
3021
/* 997 */     MCD_OPC_Decode, 151, 19, 61, // Opcode: NOR
3022
/* 1001 */    MCD_OPC_FilterValue, 42, 16, 0, 0, // Skip to: 1022
3023
/* 1006 */    MCD_OPC_CheckPredicate, 27, 215, 62, 0, // Skip to: 17098
3024
/* 1011 */    MCD_OPC_CheckField, 6, 5, 0, 208, 62, 0, // Skip to: 17098
3025
/* 1018 */    MCD_OPC_Decode, 239, 21, 61, // Opcode: SLT
3026
/* 1022 */    MCD_OPC_FilterValue, 43, 16, 0, 0, // Skip to: 1043
3027
/* 1027 */    MCD_OPC_CheckPredicate, 27, 194, 62, 0, // Skip to: 17098
3028
/* 1032 */    MCD_OPC_CheckField, 6, 5, 0, 187, 62, 0, // Skip to: 17098
3029
/* 1039 */    MCD_OPC_Decode, 252, 21, 61, // Opcode: SLTu
3030
/* 1043 */    MCD_OPC_FilterValue, 48, 10, 0, 0, // Skip to: 1058
3031
/* 1048 */    MCD_OPC_CheckPredicate, 36, 173, 62, 0, // Skip to: 17098
3032
/* 1053 */    MCD_OPC_Decode, 212, 23, 196, 1, // Opcode: TGE
3033
/* 1058 */    MCD_OPC_FilterValue, 49, 10, 0, 0, // Skip to: 1073
3034
/* 1063 */    MCD_OPC_CheckPredicate, 36, 158, 62, 0, // Skip to: 17098
3035
/* 1068 */    MCD_OPC_Decode, 217, 23, 196, 1, // Opcode: TGEU
3036
/* 1073 */    MCD_OPC_FilterValue, 50, 10, 0, 0, // Skip to: 1088
3037
/* 1078 */    MCD_OPC_CheckPredicate, 36, 143, 62, 0, // Skip to: 17098
3038
/* 1083 */    MCD_OPC_Decode, 250, 23, 196, 1, // Opcode: TLT
3039
/* 1088 */    MCD_OPC_FilterValue, 51, 10, 0, 0, // Skip to: 1103
3040
/* 1093 */    MCD_OPC_CheckPredicate, 36, 128, 62, 0, // Skip to: 17098
3041
/* 1098 */    MCD_OPC_Decode, 254, 23, 196, 1, // Opcode: TLTU
3042
/* 1103 */    MCD_OPC_FilterValue, 52, 10, 0, 0, // Skip to: 1118
3043
/* 1108 */    MCD_OPC_CheckPredicate, 36, 113, 62, 0, // Skip to: 17098
3044
/* 1113 */    MCD_OPC_Decode, 207, 23, 196, 1, // Opcode: TEQ
3045
/* 1118 */    MCD_OPC_FilterValue, 54, 103, 62, 0, // Skip to: 17098
3046
/* 1123 */    MCD_OPC_CheckPredicate, 36, 98, 62, 0, // Skip to: 17098
3047
/* 1128 */    MCD_OPC_Decode, 129, 24, 196, 1, // Opcode: TNE
3048
/* 1133 */    MCD_OPC_FilterValue, 1, 250, 0, 0, // Skip to: 1388
3049
/* 1138 */    MCD_OPC_ExtractField, 16, 5,  // Inst{20-16} ...
3050
/* 1141 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1156
3051
/* 1146 */    MCD_OPC_CheckPredicate, 27, 75, 62, 0, // Skip to: 17098
3052
/* 1151 */    MCD_OPC_Decode, 153, 8, 197, 1, // Opcode: BLTZ
3053
/* 1156 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 1171
3054
/* 1161 */    MCD_OPC_CheckPredicate, 27, 60, 62, 0, // Skip to: 17098
3055
/* 1166 */    MCD_OPC_Decode, 219, 7, 197, 1, // Opcode: BGEZ
3056
/* 1171 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 1186
3057
/* 1176 */    MCD_OPC_CheckPredicate, 39, 45, 62, 0, // Skip to: 17098
3058
/* 1181 */    MCD_OPC_Decode, 164, 8, 197, 1, // Opcode: BLTZL
3059
/* 1186 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 1201
3060
/* 1191 */    MCD_OPC_CheckPredicate, 39, 30, 62, 0, // Skip to: 17098
3061
/* 1196 */    MCD_OPC_Decode, 230, 7, 197, 1, // Opcode: BGEZL
3062
/* 1201 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 1216
3063
/* 1206 */    MCD_OPC_CheckPredicate, 39, 15, 62, 0, // Skip to: 17098
3064
/* 1211 */    MCD_OPC_Decode, 213, 23, 175, 1, // Opcode: TGEI
3065
/* 1216 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 1231
3066
/* 1221 */    MCD_OPC_CheckPredicate, 39, 0, 62, 0, // Skip to: 17098
3067
/* 1226 */    MCD_OPC_Decode, 214, 23, 175, 1, // Opcode: TGEIU
3068
/* 1231 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 1246
3069
/* 1236 */    MCD_OPC_CheckPredicate, 39, 241, 61, 0, // Skip to: 17098
3070
/* 1241 */    MCD_OPC_Decode, 251, 23, 175, 1, // Opcode: TLTI
3071
/* 1246 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 1261
3072
/* 1251 */    MCD_OPC_CheckPredicate, 39, 226, 61, 0, // Skip to: 17098
3073
/* 1256 */    MCD_OPC_Decode, 145, 24, 175, 1, // Opcode: TTLTIU
3074
/* 1261 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 1276
3075
/* 1266 */    MCD_OPC_CheckPredicate, 39, 211, 61, 0, // Skip to: 17098
3076
/* 1271 */    MCD_OPC_Decode, 208, 23, 175, 1, // Opcode: TEQI
3077
/* 1276 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 1291
3078
/* 1281 */    MCD_OPC_CheckPredicate, 39, 196, 61, 0, // Skip to: 17098
3079
/* 1286 */    MCD_OPC_Decode, 130, 24, 175, 1, // Opcode: TNEI
3080
/* 1291 */    MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 1306
3081
/* 1296 */    MCD_OPC_CheckPredicate, 31, 181, 61, 0, // Skip to: 17098
3082
/* 1301 */    MCD_OPC_Decode, 155, 8, 197, 1, // Opcode: BLTZAL
3083
/* 1306 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 1321
3084
/* 1311 */    MCD_OPC_CheckPredicate, 31, 166, 61, 0, // Skip to: 17098
3085
/* 1316 */    MCD_OPC_Decode, 221, 7, 197, 1, // Opcode: BGEZAL
3086
/* 1321 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 1336
3087
/* 1326 */    MCD_OPC_CheckPredicate, 39, 151, 61, 0, // Skip to: 17098
3088
/* 1331 */    MCD_OPC_Decode, 158, 8, 197, 1, // Opcode: BLTZALL
3089
/* 1336 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 1351
3090
/* 1341 */    MCD_OPC_CheckPredicate, 39, 136, 61, 0, // Skip to: 17098
3091
/* 1346 */    MCD_OPC_Decode, 224, 7, 197, 1, // Opcode: BGEZALL
3092
/* 1351 */    MCD_OPC_FilterValue, 28, 17, 0, 0, // Skip to: 1373
3093
/* 1356 */    MCD_OPC_CheckPredicate, 40, 121, 61, 0, // Skip to: 17098
3094
/* 1361 */    MCD_OPC_CheckField, 21, 5, 0, 114, 61, 0, // Skip to: 17098
3095
/* 1368 */    MCD_OPC_Decode, 208, 8, 198, 1, // Opcode: BPOSGE32
3096
/* 1373 */    MCD_OPC_FilterValue, 31, 104, 61, 0, // Skip to: 17098
3097
/* 1378 */    MCD_OPC_CheckPredicate, 28, 99, 61, 0, // Skip to: 17098
3098
/* 1383 */    MCD_OPC_Decode, 174, 23, 199, 1, // Opcode: SYNCI
3099
/* 1388 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 1403
3100
/* 1393 */    MCD_OPC_CheckPredicate, 27, 84, 61, 0, // Skip to: 17098
3101
/* 1398 */    MCD_OPC_Decode, 234, 14, 200, 1, // Opcode: J
3102
/* 1403 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 1418
3103
/* 1408 */    MCD_OPC_CheckPredicate, 27, 69, 61, 0, // Skip to: 17098
3104
/* 1413 */    MCD_OPC_Decode, 235, 14, 200, 1, // Opcode: JAL
3105
/* 1418 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 1433
3106
/* 1423 */    MCD_OPC_CheckPredicate, 27, 54, 61, 0, // Skip to: 17098
3107
/* 1428 */    MCD_OPC_Decode, 188, 7, 201, 1, // Opcode: BEQ
3108
/* 1433 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 1448
3109
/* 1438 */    MCD_OPC_CheckPredicate, 27, 39, 61, 0, // Skip to: 17098
3110
/* 1443 */    MCD_OPC_Decode, 170, 8, 201, 1, // Opcode: BNE
3111
/* 1448 */    MCD_OPC_FilterValue, 6, 17, 0, 0, // Skip to: 1470
3112
/* 1453 */    MCD_OPC_CheckPredicate, 27, 24, 61, 0, // Skip to: 17098
3113
/* 1458 */    MCD_OPC_CheckField, 16, 5, 0, 17, 61, 0, // Skip to: 17098
3114
/* 1465 */    MCD_OPC_Decode, 134, 8, 197, 1, // Opcode: BLEZ
3115
/* 1470 */    MCD_OPC_FilterValue, 7, 17, 0, 0, // Skip to: 1492
3116
/* 1475 */    MCD_OPC_CheckPredicate, 27, 2, 61, 0, // Skip to: 17098
3117
/* 1480 */    MCD_OPC_CheckField, 16, 5, 0, 251, 60, 0, // Skip to: 17098
3118
/* 1487 */    MCD_OPC_Decode, 232, 7, 197, 1, // Opcode: BGTZ
3119
/* 1492 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 1507
3120
/* 1497 */    MCD_OPC_CheckPredicate, 31, 236, 60, 0, // Skip to: 17098
3121
/* 1502 */    MCD_OPC_Decode, 202, 6, 202, 1, // Opcode: ADDi
3122
/* 1507 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 1522
3123
/* 1512 */    MCD_OPC_CheckPredicate, 27, 221, 60, 0, // Skip to: 17098
3124
/* 1517 */    MCD_OPC_Decode, 204, 6, 202, 1, // Opcode: ADDiu
3125
/* 1522 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 1537
3126
/* 1527 */    MCD_OPC_CheckPredicate, 27, 206, 60, 0, // Skip to: 17098
3127
/* 1532 */    MCD_OPC_Decode, 246, 21, 202, 1, // Opcode: SLTi
3128
/* 1537 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 1552
3129
/* 1542 */    MCD_OPC_CheckPredicate, 27, 191, 60, 0, // Skip to: 17098
3130
/* 1547 */    MCD_OPC_Decode, 249, 21, 202, 1, // Opcode: SLTiu
3131
/* 1552 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 1567
3132
/* 1557 */    MCD_OPC_CheckPredicate, 27, 176, 60, 0, // Skip to: 17098
3133
/* 1562 */    MCD_OPC_Decode, 231, 6, 203, 1, // Opcode: ANDi
3134
/* 1567 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 1582
3135
/* 1572 */    MCD_OPC_CheckPredicate, 27, 161, 60, 0, // Skip to: 17098
3136
/* 1577 */    MCD_OPC_Decode, 175, 19, 203, 1, // Opcode: ORi
3137
/* 1582 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 1597
3138
/* 1587 */    MCD_OPC_CheckPredicate, 27, 146, 60, 0, // Skip to: 17098
3139
/* 1592 */    MCD_OPC_Decode, 184, 24, 203, 1, // Opcode: XORi
3140
/* 1597 */    MCD_OPC_FilterValue, 15, 16, 0, 0, // Skip to: 1618
3141
/* 1602 */    MCD_OPC_CheckPredicate, 27, 131, 60, 0, // Skip to: 17098
3142
/* 1607 */    MCD_OPC_CheckField, 21, 5, 0, 124, 60, 0, // Skip to: 17098
3143
/* 1614 */    MCD_OPC_Decode, 128, 16, 103, // Opcode: LUi
3144
/* 1618 */    MCD_OPC_FilterValue, 16, 187, 2, 0, // Skip to: 2322
3145
/* 1623 */    MCD_OPC_ExtractField, 3, 1,  // Inst{3} ...
3146
/* 1626 */    MCD_OPC_FilterValue, 0, 190, 1, 0, // Skip to: 2077
3147
/* 1631 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
3148
/* 1634 */    MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 1656
3149
/* 1639 */    MCD_OPC_CheckPredicate, 27, 94, 60, 0, // Skip to: 17098
3150
/* 1644 */    MCD_OPC_CheckField, 4, 7, 0, 87, 60, 0, // Skip to: 17098
3151
/* 1651 */    MCD_OPC_Decode, 128, 17, 204, 1, // Opcode: MFC0
3152
/* 1656 */    MCD_OPC_FilterValue, 3, 63, 0, 0, // Skip to: 1724
3153
/* 1661 */    MCD_OPC_ExtractField, 4, 7,  // Inst{10-4} ...
3154
/* 1664 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1679
3155
/* 1669 */    MCD_OPC_CheckPredicate, 41, 64, 60, 0, // Skip to: 17098
3156
/* 1674 */    MCD_OPC_Decode, 138, 17, 204, 1, // Opcode: MFGC0
3157
/* 1679 */    MCD_OPC_FilterValue, 32, 10, 0, 0, // Skip to: 1694
3158
/* 1684 */    MCD_OPC_CheckPredicate, 41, 49, 60, 0, // Skip to: 17098
3159
/* 1689 */    MCD_OPC_Decode, 167, 18, 205, 1, // Opcode: MTGC0
3160
/* 1694 */    MCD_OPC_FilterValue, 64, 10, 0, 0, // Skip to: 1709
3161
/* 1699 */    MCD_OPC_CheckPredicate, 41, 34, 60, 0, // Skip to: 17098
3162
/* 1704 */    MCD_OPC_Decode, 148, 17, 204, 1, // Opcode: MFHGC0
3163
/* 1709 */    MCD_OPC_FilterValue, 96, 24, 60, 0, // Skip to: 17098
3164
/* 1714 */    MCD_OPC_CheckPredicate, 41, 19, 60, 0, // Skip to: 17098
3165
/* 1719 */    MCD_OPC_Decode, 177, 18, 205, 1, // Opcode: MTHGC0
3166
/* 1724 */    MCD_OPC_FilterValue, 4, 17, 0, 0, // Skip to: 1746
3167
/* 1729 */    MCD_OPC_CheckPredicate, 27, 4, 60, 0, // Skip to: 17098
3168
/* 1734 */    MCD_OPC_CheckField, 4, 7, 0, 253, 59, 0, // Skip to: 17098
3169
/* 1741 */    MCD_OPC_Decode, 156, 18, 205, 1, // Opcode: MTC0
3170
/* 1746 */    MCD_OPC_FilterValue, 8, 17, 0, 0, // Skip to: 1768
3171
/* 1751 */    MCD_OPC_CheckPredicate, 42, 238, 59, 0, // Skip to: 17098
3172
/* 1756 */    MCD_OPC_CheckField, 6, 5, 0, 231, 59, 0, // Skip to: 17098
3173
/* 1763 */    MCD_OPC_Decode, 162, 17, 206, 1, // Opcode: MFTR
3174
/* 1768 */    MCD_OPC_FilterValue, 11, 133, 0, 0, // Skip to: 1906
3175
/* 1773 */    MCD_OPC_ExtractField, 4, 12,  // Inst{15-4} ...
3176
/* 1776 */    MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 1797
3177
/* 1781 */    MCD_OPC_CheckPredicate, 42, 208, 59, 0, // Skip to: 17098
3178
/* 1786 */    MCD_OPC_CheckField, 0, 3, 1, 201, 59, 0, // Skip to: 17098
3179
/* 1793 */    MCD_OPC_Decode, 201, 12, 92, // Opcode: DVPE
3180
/* 1797 */    MCD_OPC_FilterValue, 2, 16, 0, 0, // Skip to: 1818
3181
/* 1802 */    MCD_OPC_CheckPredicate, 42, 187, 59, 0, // Skip to: 17098
3182
/* 1807 */    MCD_OPC_CheckField, 0, 3, 1, 180, 59, 0, // Skip to: 17098
3183
/* 1814 */    MCD_OPC_Decode, 224, 12, 92, // Opcode: EVPE
3184
/* 1818 */    MCD_OPC_FilterValue, 188, 1, 16, 0, 0, // Skip to: 1840
3185
/* 1824 */    MCD_OPC_CheckPredicate, 42, 165, 59, 0, // Skip to: 17098
3186
/* 1829 */    MCD_OPC_CheckField, 0, 3, 1, 158, 59, 0, // Skip to: 17098
3187
/* 1836 */    MCD_OPC_Decode, 244, 11, 92, // Opcode: DMT
3188
/* 1840 */    MCD_OPC_FilterValue, 190, 1, 16, 0, 0, // Skip to: 1862
3189
/* 1846 */    MCD_OPC_CheckPredicate, 42, 143, 59, 0, // Skip to: 17098
3190
/* 1851 */    MCD_OPC_CheckField, 0, 3, 1, 136, 59, 0, // Skip to: 17098
3191
/* 1858 */    MCD_OPC_Decode, 214, 12, 92, // Opcode: EMT
3192
/* 1862 */    MCD_OPC_FilterValue, 128, 12, 16, 0, 0, // Skip to: 1884
3193
/* 1868 */    MCD_OPC_CheckPredicate, 28, 121, 59, 0, // Skip to: 17098
3194
/* 1873 */    MCD_OPC_CheckField, 0, 3, 0, 114, 59, 0, // Skip to: 17098
3195
/* 1880 */    MCD_OPC_Decode, 214, 11, 92, // Opcode: DI
3196
/* 1884 */    MCD_OPC_FilterValue, 130, 12, 104, 59, 0, // Skip to: 17098
3197
/* 1890 */    MCD_OPC_CheckPredicate, 28, 99, 59, 0, // Skip to: 17098
3198
/* 1895 */    MCD_OPC_CheckField, 0, 3, 0, 92, 59, 0, // Skip to: 17098
3199
/* 1902 */    MCD_OPC_Decode, 210, 12, 92, // Opcode: EI
3200
/* 1906 */    MCD_OPC_FilterValue, 12, 17, 0, 0, // Skip to: 1928
3201
/* 1911 */    MCD_OPC_CheckPredicate, 42, 78, 59, 0, // Skip to: 17098
3202
/* 1916 */    MCD_OPC_CheckField, 6, 5, 0, 71, 59, 0, // Skip to: 17098
3203
/* 1923 */    MCD_OPC_Decode, 197, 18, 206, 1, // Opcode: MTTR
3204
/* 1928 */    MCD_OPC_FilterValue, 16, 61, 59, 0, // Skip to: 17098
3205
/* 1933 */    MCD_OPC_ExtractField, 0, 3,  // Inst{2-0} ...
3206
/* 1936 */    MCD_OPC_FilterValue, 0, 31, 0, 0, // Skip to: 1972
3207
/* 1941 */    MCD_OPC_ExtractField, 4, 17,  // Inst{20-4} ...
3208
/* 1944 */    MCD_OPC_FilterValue, 1, 9, 0, 0, // Skip to: 1958
3209
/* 1949 */    MCD_OPC_CheckPredicate, 41, 40, 59, 0, // Skip to: 17098
3210
/* 1954 */    MCD_OPC_Decode, 224, 23, 10, // Opcode: TLBGP
3211
/* 1958 */    MCD_OPC_FilterValue, 2, 31, 59, 0, // Skip to: 17098
3212
/* 1963 */    MCD_OPC_CheckPredicate, 43, 26, 59, 0, // Skip to: 17098
3213
/* 1968 */    MCD_OPC_Decode, 161, 24, 10, // Opcode: WAIT
3214
/* 1972 */    MCD_OPC_FilterValue, 1, 16, 0, 0, // Skip to: 1993
3215
/* 1977 */    MCD_OPC_CheckPredicate, 27, 12, 59, 0, // Skip to: 17098
3216
/* 1982 */    MCD_OPC_CheckField, 4, 17, 0, 5, 59, 0, // Skip to: 17098
3217
/* 1989 */    MCD_OPC_Decode, 241, 23, 10, // Opcode: TLBR
3218
/* 1993 */    MCD_OPC_FilterValue, 2, 16, 0, 0, // Skip to: 2014
3219
/* 1998 */    MCD_OPC_CheckPredicate, 27, 247, 58, 0, // Skip to: 17098
3220
/* 2003 */    MCD_OPC_CheckField, 4, 17, 0, 240, 58, 0, // Skip to: 17098
3221
/* 2010 */    MCD_OPC_Decode, 244, 23, 10, // Opcode: TLBWI
3222
/* 2014 */    MCD_OPC_FilterValue, 3, 16, 0, 0, // Skip to: 2035
3223
/* 2019 */    MCD_OPC_CheckPredicate, 44, 226, 58, 0, // Skip to: 17098
3224
/* 2024 */    MCD_OPC_CheckField, 4, 17, 0, 219, 58, 0, // Skip to: 17098
3225
/* 2031 */    MCD_OPC_Decode, 232, 23, 10, // Opcode: TLBINV
3226
/* 2035 */    MCD_OPC_FilterValue, 4, 16, 0, 0, // Skip to: 2056
3227
/* 2040 */    MCD_OPC_CheckPredicate, 44, 205, 58, 0, // Skip to: 17098
3228
/* 2045 */    MCD_OPC_CheckField, 4, 17, 0, 198, 58, 0, // Skip to: 17098
3229
/* 2052 */    MCD_OPC_Decode, 233, 23, 10, // Opcode: TLBINVF
3230
/* 2056 */    MCD_OPC_FilterValue, 6, 189, 58, 0, // Skip to: 17098
3231
/* 2061 */    MCD_OPC_CheckPredicate, 27, 184, 58, 0, // Skip to: 17098
3232
/* 2066 */    MCD_OPC_CheckField, 4, 17, 0, 177, 58, 0, // Skip to: 17098
3233
/* 2073 */    MCD_OPC_Decode, 247, 23, 10, // Opcode: TLBWR
3234
/* 2077 */    MCD_OPC_FilterValue, 1, 168, 58, 0, // Skip to: 17098
3235
/* 2082 */    MCD_OPC_ExtractField, 0, 3,  // Inst{2-0} ...
3236
/* 2085 */    MCD_OPC_FilterValue, 0, 88, 0, 0, // Skip to: 2178
3237
/* 2090 */    MCD_OPC_ExtractField, 4, 2,  // Inst{5-4} ...
3238
/* 2093 */    MCD_OPC_FilterValue, 0, 18, 0, 0, // Skip to: 2116
3239
/* 2098 */    MCD_OPC_CheckPredicate, 27, 147, 58, 0, // Skip to: 17098
3240
/* 2103 */    MCD_OPC_CheckField, 6, 20, 128, 128, 32, 138, 58, 0, // Skip to: 17098
3241
/* 2112 */    MCD_OPC_Decode, 238, 23, 10, // Opcode: TLBP
3242
/* 2116 */    MCD_OPC_FilterValue, 1, 35, 0, 0, // Skip to: 2156
3243
/* 2121 */    MCD_OPC_ExtractField, 6, 20,  // Inst{25-6} ...
3244
/* 2124 */    MCD_OPC_FilterValue, 128, 128, 32, 9, 0, 0, // Skip to: 2140
3245
/* 2131 */    MCD_OPC_CheckPredicate, 43, 114, 58, 0, // Skip to: 17098
3246
/* 2136 */    MCD_OPC_Decode, 216, 12, 10, // Opcode: ERET
3247
/* 2140 */    MCD_OPC_FilterValue, 129, 128, 32, 103, 58, 0, // Skip to: 17098
3248
/* 2147 */    MCD_OPC_CheckPredicate, 45, 98, 58, 0, // Skip to: 17098
3249
/* 2152 */    MCD_OPC_Decode, 217, 12, 10, // Opcode: ERETNC
3250
/* 2156 */    MCD_OPC_FilterValue, 2, 89, 58, 0, // Skip to: 17098
3251
/* 2161 */    MCD_OPC_CheckPredicate, 41, 84, 58, 0, // Skip to: 17098
3252
/* 2166 */    MCD_OPC_CheckField, 25, 1, 1, 77, 58, 0, // Skip to: 17098
3253
/* 2173 */    MCD_OPC_Decode, 202, 14, 207, 1, // Opcode: HYPCALL
3254
/* 2178 */    MCD_OPC_FilterValue, 1, 19, 0, 0, // Skip to: 2202
3255
/* 2183 */    MCD_OPC_CheckPredicate, 41, 62, 58, 0, // Skip to: 17098
3256
/* 2188 */    MCD_OPC_CheckField, 4, 22, 128, 128, 128, 1, 52, 58, 0, // Skip to: 17098
3257
/* 2198 */    MCD_OPC_Decode, 226, 23, 10, // Opcode: TLBGR
3258
/* 2202 */    MCD_OPC_FilterValue, 2, 19, 0, 0, // Skip to: 2226
3259
/* 2207 */    MCD_OPC_CheckPredicate, 41, 38, 58, 0, // Skip to: 17098
3260
/* 2212 */    MCD_OPC_CheckField, 4, 22, 128, 128, 128, 1, 28, 58, 0, // Skip to: 17098
3261
/* 2222 */    MCD_OPC_Decode, 228, 23, 10, // Opcode: TLBGWI
3262
/* 2226 */    MCD_OPC_FilterValue, 3, 19, 0, 0, // Skip to: 2250
3263
/* 2231 */    MCD_OPC_CheckPredicate, 41, 14, 58, 0, // Skip to: 17098
3264
/* 2236 */    MCD_OPC_CheckField, 4, 22, 128, 128, 128, 1, 4, 58, 0, // Skip to: 17098
3265
/* 2246 */    MCD_OPC_Decode, 220, 23, 10, // Opcode: TLBGINV
3266
/* 2250 */    MCD_OPC_FilterValue, 4, 19, 0, 0, // Skip to: 2274
3267
/* 2255 */    MCD_OPC_CheckPredicate, 41, 246, 57, 0, // Skip to: 17098
3268
/* 2260 */    MCD_OPC_CheckField, 4, 22, 128, 128, 128, 1, 236, 57, 0, // Skip to: 17098
3269
/* 2270 */    MCD_OPC_Decode, 221, 23, 10, // Opcode: TLBGINVF
3270
/* 2274 */    MCD_OPC_FilterValue, 6, 19, 0, 0, // Skip to: 2298
3271
/* 2279 */    MCD_OPC_CheckPredicate, 41, 222, 57, 0, // Skip to: 17098
3272
/* 2284 */    MCD_OPC_CheckField, 4, 22, 128, 128, 128, 1, 212, 57, 0, // Skip to: 17098
3273
/* 2294 */    MCD_OPC_Decode, 230, 23, 10, // Opcode: TLBGWR
3274
/* 2298 */    MCD_OPC_FilterValue, 7, 203, 57, 0, // Skip to: 17098
3275
/* 2303 */    MCD_OPC_CheckPredicate, 46, 198, 57, 0, // Skip to: 17098
3276
/* 2308 */    MCD_OPC_CheckField, 4, 22, 129, 128, 128, 1, 188, 57, 0, // Skip to: 17098
3277
/* 2318 */    MCD_OPC_Decode, 206, 11, 10, // Opcode: DERET
3278
/* 2322 */    MCD_OPC_FilterValue, 17, 205, 7, 0, // Skip to: 4324
3279
/* 2327 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
3280
/* 2330 */    MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 2352
3281
/* 2335 */    MCD_OPC_CheckPredicate, 47, 166, 57, 0, // Skip to: 17098
3282
/* 2340 */    MCD_OPC_CheckField, 0, 11, 0, 159, 57, 0, // Skip to: 17098
3283
/* 2347 */    MCD_OPC_Decode, 132, 17, 208, 1, // Opcode: MFC1
3284
/* 2352 */    MCD_OPC_FilterValue, 1, 17, 0, 0, // Skip to: 2374
3285
/* 2357 */    MCD_OPC_CheckPredicate, 48, 144, 57, 0, // Skip to: 17098
3286
/* 2362 */    MCD_OPC_CheckField, 0, 11, 0, 137, 57, 0, // Skip to: 17098
3287
/* 2369 */    MCD_OPC_Decode, 238, 11, 209, 1, // Opcode: DMFC1
3288
/* 2374 */    MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 2396
3289
/* 2379 */    MCD_OPC_CheckPredicate, 47, 122, 57, 0, // Skip to: 17098
3290
/* 2384 */    MCD_OPC_CheckField, 0, 11, 0, 115, 57, 0, // Skip to: 17098
3291
/* 2391 */    MCD_OPC_Decode, 144, 9, 210, 1, // Opcode: CFC1
3292
/* 2396 */    MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 2418
3293
/* 2401 */    MCD_OPC_CheckPredicate, 49, 100, 57, 0, // Skip to: 17098
3294
/* 2406 */    MCD_OPC_CheckField, 0, 11, 0, 93, 57, 0, // Skip to: 17098
3295
/* 2413 */    MCD_OPC_Decode, 143, 17, 211, 1, // Opcode: MFHC1_D32
3296
/* 2418 */    MCD_OPC_FilterValue, 4, 17, 0, 0, // Skip to: 2440
3297
/* 2423 */    MCD_OPC_CheckPredicate, 47, 78, 57, 0, // Skip to: 17098
3298
/* 2428 */    MCD_OPC_CheckField, 0, 11, 0, 71, 57, 0, // Skip to: 17098
3299
/* 2435 */    MCD_OPC_Decode, 160, 18, 212, 1, // Opcode: MTC1
3300
/* 2440 */    MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 2462
3301
/* 2445 */    MCD_OPC_CheckPredicate, 48, 56, 57, 0, // Skip to: 17098
3302
/* 2450 */    MCD_OPC_CheckField, 0, 11, 0, 49, 57, 0, // Skip to: 17098
3303
/* 2457 */    MCD_OPC_Decode, 246, 11, 213, 1, // Opcode: DMTC1
3304
/* 2462 */    MCD_OPC_FilterValue, 6, 17, 0, 0, // Skip to: 2484
3305
/* 2467 */    MCD_OPC_CheckPredicate, 47, 34, 57, 0, // Skip to: 17098
3306
/* 2472 */    MCD_OPC_CheckField, 0, 11, 0, 27, 57, 0, // Skip to: 17098
3307
/* 2479 */    MCD_OPC_Decode, 179, 10, 214, 1, // Opcode: CTC1
3308
/* 2484 */    MCD_OPC_FilterValue, 7, 17, 0, 0, // Skip to: 2506
3309
/* 2489 */    MCD_OPC_CheckPredicate, 49, 12, 57, 0, // Skip to: 17098
3310
/* 2494 */    MCD_OPC_CheckField, 0, 11, 0, 5, 57, 0, // Skip to: 17098
3311
/* 2501 */    MCD_OPC_Decode, 172, 18, 215, 1, // Opcode: MTHC1_D32
3312
/* 2506 */    MCD_OPC_FilterValue, 8, 63, 0, 0, // Skip to: 2574
3313
/* 2511 */    MCD_OPC_ExtractField, 16, 2,  // Inst{17-16} ...
3314
/* 2514 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2529
3315
/* 2519 */    MCD_OPC_CheckPredicate, 50, 238, 56, 0, // Skip to: 17098
3316
/* 2524 */    MCD_OPC_Decode, 166, 7, 216, 1, // Opcode: BC1F
3317
/* 2529 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 2544
3318
/* 2534 */    MCD_OPC_CheckPredicate, 50, 223, 56, 0, // Skip to: 17098
3319
/* 2539 */    MCD_OPC_Decode, 171, 7, 216, 1, // Opcode: BC1T
3320
/* 2544 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2559
3321
/* 2549 */    MCD_OPC_CheckPredicate, 51, 208, 56, 0, // Skip to: 17098
3322
/* 2554 */    MCD_OPC_Decode, 167, 7, 216, 1, // Opcode: BC1FL
3323
/* 2559 */    MCD_OPC_FilterValue, 3, 198, 56, 0, // Skip to: 17098
3324
/* 2564 */    MCD_OPC_CheckPredicate, 51, 193, 56, 0, // Skip to: 17098
3325
/* 2569 */    MCD_OPC_Decode, 172, 7, 216, 1, // Opcode: BC1TL
3326
/* 2574 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 2589
3327
/* 2579 */    MCD_OPC_CheckPredicate, 30, 178, 56, 0, // Skip to: 17098
3328
/* 2584 */    MCD_OPC_Decode, 233, 8, 217, 1, // Opcode: BZ_V
3329
/* 2589 */    MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 2604
3330
/* 2594 */    MCD_OPC_CheckPredicate, 30, 163, 56, 0, // Skip to: 17098
3331
/* 2599 */    MCD_OPC_Decode, 204, 8, 217, 1, // Opcode: BNZ_V
3332
/* 2604 */    MCD_OPC_FilterValue, 16, 1, 3, 0, // Skip to: 3378
3333
/* 2609 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
3334
/* 2612 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2627
3335
/* 2617 */    MCD_OPC_CheckPredicate, 47, 140, 56, 0, // Skip to: 17098
3336
/* 2622 */    MCD_OPC_Decode, 142, 13, 218, 1, // Opcode: FADD_S
3337
/* 2627 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 2642
3338
/* 2632 */    MCD_OPC_CheckPredicate, 47, 125, 56, 0, // Skip to: 17098
3339
/* 2637 */    MCD_OPC_Decode, 160, 14, 218, 1, // Opcode: FSUB_S
3340
/* 2642 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2657
3341
/* 2647 */    MCD_OPC_CheckPredicate, 47, 110, 56, 0, // Skip to: 17098
3342
/* 2652 */    MCD_OPC_Decode, 243, 13, 218, 1, // Opcode: FMUL_S
3343
/* 2657 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 2672
3344
/* 2662 */    MCD_OPC_CheckPredicate, 47, 95, 56, 0, // Skip to: 17098
3345
/* 2667 */    MCD_OPC_Decode, 180, 13, 218, 1, // Opcode: FDIV_S
3346
/* 2672 */    MCD_OPC_FilterValue, 4, 17, 0, 0, // Skip to: 2694
3347
/* 2677 */    MCD_OPC_CheckPredicate, 52, 80, 56, 0, // Skip to: 17098
3348
/* 2682 */    MCD_OPC_CheckField, 16, 5, 0, 73, 56, 0, // Skip to: 17098
3349
/* 2689 */    MCD_OPC_Decode, 151, 14, 219, 1, // Opcode: FSQRT_S
3350
/* 2694 */    MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 2716
3351
/* 2699 */    MCD_OPC_CheckPredicate, 47, 58, 56, 0, // Skip to: 17098
3352
/* 2704 */    MCD_OPC_CheckField, 16, 5, 0, 51, 56, 0, // Skip to: 17098
3353
/* 2711 */    MCD_OPC_Decode, 134, 13, 219, 1, // Opcode: FABS_S
3354
/* 2716 */    MCD_OPC_FilterValue, 6, 17, 0, 0, // Skip to: 2738
3355
/* 2721 */    MCD_OPC_CheckPredicate, 47, 36, 56, 0, // Skip to: 17098
3356
/* 2726 */    MCD_OPC_CheckField, 16, 5, 0, 29, 56, 0, // Skip to: 17098
3357
/* 2733 */    MCD_OPC_Decode, 232, 13, 219, 1, // Opcode: FMOV_S
3358
/* 2738 */    MCD_OPC_FilterValue, 7, 17, 0, 0, // Skip to: 2760
3359
/* 2743 */    MCD_OPC_CheckPredicate, 53, 14, 56, 0, // Skip to: 17098
3360
/* 2748 */    MCD_OPC_CheckField, 16, 5, 0, 7, 56, 0, // Skip to: 17098
3361
/* 2755 */    MCD_OPC_Decode, 251, 13, 219, 1, // Opcode: FNEG_S
3362
/* 2760 */    MCD_OPC_FilterValue, 12, 17, 0, 0, // Skip to: 2782
3363
/* 2765 */    MCD_OPC_CheckPredicate, 52, 248, 55, 0, // Skip to: 17098
3364
/* 2770 */    MCD_OPC_CheckField, 16, 5, 0, 241, 55, 0, // Skip to: 17098
3365
/* 2777 */    MCD_OPC_Decode, 170, 20, 219, 1, // Opcode: ROUND_W_S
3366
/* 2782 */    MCD_OPC_FilterValue, 13, 17, 0, 0, // Skip to: 2804
3367
/* 2787 */    MCD_OPC_CheckPredicate, 52, 226, 55, 0, // Skip to: 17098
3368
/* 2792 */    MCD_OPC_CheckField, 16, 5, 0, 219, 55, 0, // Skip to: 17098
3369
/* 2799 */    MCD_OPC_Decode, 142, 24, 219, 1, // Opcode: TRUNC_W_S
3370
/* 2804 */    MCD_OPC_FilterValue, 14, 17, 0, 0, // Skip to: 2826
3371
/* 2809 */    MCD_OPC_CheckPredicate, 52, 204, 55, 0, // Skip to: 17098
3372
/* 2814 */    MCD_OPC_CheckField, 16, 5, 0, 197, 55, 0, // Skip to: 17098
3373
/* 2821 */    MCD_OPC_Decode, 133, 9, 219, 1, // Opcode: CEIL_W_S
3374
/* 2826 */    MCD_OPC_FilterValue, 15, 17, 0, 0, // Skip to: 2848
3375
/* 2831 */    MCD_OPC_CheckPredicate, 52, 182, 55, 0, // Skip to: 17098
3376
/* 2836 */    MCD_OPC_CheckField, 16, 5, 0, 175, 55, 0, // Skip to: 17098
3377
/* 2843 */    MCD_OPC_Decode, 214, 13, 219, 1, // Opcode: FLOOR_W_S
3378
/* 2848 */    MCD_OPC_FilterValue, 17, 33, 0, 0, // Skip to: 2886
3379
/* 2853 */    MCD_OPC_ExtractField, 16, 2,  // Inst{17-16} ...
3380
/* 2856 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2871
3381
/* 2861 */    MCD_OPC_CheckPredicate, 29, 152, 55, 0, // Skip to: 17098
3382
/* 2866 */    MCD_OPC_Decode, 223, 17, 220, 1, // Opcode: MOVF_S
3383
/* 2871 */    MCD_OPC_FilterValue, 1, 142, 55, 0, // Skip to: 17098
3384
/* 2876 */    MCD_OPC_CheckPredicate, 29, 137, 55, 0, // Skip to: 17098
3385
/* 2881 */    MCD_OPC_Decode, 244, 17, 220, 1, // Opcode: MOVT_S
3386
/* 2886 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 2901
3387
/* 2891 */    MCD_OPC_CheckPredicate, 29, 122, 55, 0, // Skip to: 17098
3388
/* 2896 */    MCD_OPC_Decode, 128, 18, 221, 1, // Opcode: MOVZ_I_S
3389
/* 2901 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 2916
3390
/* 2906 */    MCD_OPC_CheckPredicate, 29, 107, 55, 0, // Skip to: 17098
3391
/* 2911 */    MCD_OPC_Decode, 235, 17, 221, 1, // Opcode: MOVN_I_S
3392
/* 2916 */    MCD_OPC_FilterValue, 21, 17, 0, 0, // Skip to: 2938
3393
/* 2921 */    MCD_OPC_CheckPredicate, 54, 92, 55, 0, // Skip to: 17098
3394
/* 2926 */    MCD_OPC_CheckField, 16, 5, 0, 85, 55, 0, // Skip to: 17098
3395
/* 2933 */    MCD_OPC_Decode, 138, 20, 219, 1, // Opcode: RECIP_S
3396
/* 2938 */    MCD_OPC_FilterValue, 22, 17, 0, 0, // Skip to: 2960
3397
/* 2943 */    MCD_OPC_CheckPredicate, 54, 70, 55, 0, // Skip to: 17098
3398
/* 2948 */    MCD_OPC_CheckField, 16, 5, 0, 63, 55, 0, // Skip to: 17098
3399
/* 2955 */    MCD_OPC_Decode, 177, 20, 219, 1, // Opcode: RSQRT_S
3400
/* 2960 */    MCD_OPC_FilterValue, 33, 17, 0, 0, // Skip to: 2982
3401
/* 2965 */    MCD_OPC_CheckPredicate, 55, 48, 55, 0, // Skip to: 17098
3402
/* 2970 */    MCD_OPC_CheckField, 16, 5, 0, 41, 55, 0, // Skip to: 17098
3403
/* 2977 */    MCD_OPC_Decode, 183, 10, 222, 1, // Opcode: CVT_D32_S
3404
/* 2982 */    MCD_OPC_FilterValue, 36, 17, 0, 0, // Skip to: 3004
3405
/* 2987 */    MCD_OPC_CheckPredicate, 47, 26, 55, 0, // Skip to: 17098
3406
/* 2992 */    MCD_OPC_CheckField, 16, 5, 0, 19, 55, 0, // Skip to: 17098
3407
/* 2999 */    MCD_OPC_Decode, 217, 10, 219, 1, // Opcode: CVT_W_S
3408
/* 3004 */    MCD_OPC_FilterValue, 37, 17, 0, 0, // Skip to: 3026
3409
/* 3009 */    MCD_OPC_CheckPredicate, 56, 4, 55, 0, // Skip to: 17098
3410
/* 3014 */    MCD_OPC_CheckField, 16, 5, 0, 253, 54, 0, // Skip to: 17098
3411
/* 3021 */    MCD_OPC_Decode, 196, 10, 223, 1, // Opcode: CVT_L_S
3412
/* 3026 */    MCD_OPC_FilterValue, 48, 17, 0, 0, // Skip to: 3048
3413
/* 3031 */    MCD_OPC_CheckPredicate, 50, 238, 54, 0, // Skip to: 17098
3414
/* 3036 */    MCD_OPC_CheckField, 6, 2, 0, 231, 54, 0, // Skip to: 17098
3415
/* 3043 */    MCD_OPC_Decode, 230, 10, 224, 1, // Opcode: C_F_S
3416
/* 3048 */    MCD_OPC_FilterValue, 49, 17, 0, 0, // Skip to: 3070
3417
/* 3053 */    MCD_OPC_CheckPredicate, 50, 216, 54, 0, // Skip to: 17098
3418
/* 3058 */    MCD_OPC_CheckField, 6, 2, 0, 209, 54, 0, // Skip to: 17098
3419
/* 3065 */    MCD_OPC_Decode, 186, 11, 224, 1, // Opcode: C_UN_S
3420
/* 3070 */    MCD_OPC_FilterValue, 50, 17, 0, 0, // Skip to: 3092
3421
/* 3075 */    MCD_OPC_CheckPredicate, 50, 194, 54, 0, // Skip to: 17098
3422
/* 3080 */    MCD_OPC_CheckField, 6, 2, 0, 187, 54, 0, // Skip to: 17098
3423
/* 3087 */    MCD_OPC_Decode, 224, 10, 224, 1, // Opcode: C_EQ_S
3424
/* 3092 */    MCD_OPC_FilterValue, 51, 17, 0, 0, // Skip to: 3114
3425
/* 3097 */    MCD_OPC_CheckPredicate, 50, 172, 54, 0, // Skip to: 17098
3426
/* 3102 */    MCD_OPC_CheckField, 6, 2, 0, 165, 54, 0, // Skip to: 17098
3427
/* 3109 */    MCD_OPC_Decode, 168, 11, 224, 1, // Opcode: C_UEQ_S
3428
/* 3114 */    MCD_OPC_FilterValue, 52, 17, 0, 0, // Skip to: 3136
3429
/* 3119 */    MCD_OPC_CheckPredicate, 50, 150, 54, 0, // Skip to: 17098
3430
/* 3124 */    MCD_OPC_CheckField, 6, 2, 0, 143, 54, 0, // Skip to: 17098
3431
/* 3131 */    MCD_OPC_Decode, 150, 11, 224, 1, // Opcode: C_OLT_S
3432
/* 3136 */    MCD_OPC_FilterValue, 53, 17, 0, 0, // Skip to: 3158
3433
/* 3141 */    MCD_OPC_CheckPredicate, 50, 128, 54, 0, // Skip to: 17098
3434
/* 3146 */    MCD_OPC_CheckField, 6, 2, 0, 121, 54, 0, // Skip to: 17098
3435
/* 3153 */    MCD_OPC_Decode, 180, 11, 224, 1, // Opcode: C_ULT_S
3436
/* 3158 */    MCD_OPC_FilterValue, 54, 17, 0, 0, // Skip to: 3180
3437
/* 3163 */    MCD_OPC_CheckPredicate, 50, 106, 54, 0, // Skip to: 17098
3438
/* 3168 */    MCD_OPC_CheckField, 6, 2, 0, 99, 54, 0, // Skip to: 17098
3439
/* 3175 */    MCD_OPC_Decode, 144, 11, 224, 1, // Opcode: C_OLE_S
3440
/* 3180 */    MCD_OPC_FilterValue, 55, 17, 0, 0, // Skip to: 3202
3441
/* 3185 */    MCD_OPC_CheckPredicate, 50, 84, 54, 0, // Skip to: 17098
3442
/* 3190 */    MCD_OPC_CheckField, 6, 2, 0, 77, 54, 0, // Skip to: 17098
3443
/* 3197 */    MCD_OPC_Decode, 174, 11, 224, 1, // Opcode: C_ULE_S
3444
/* 3202 */    MCD_OPC_FilterValue, 56, 17, 0, 0, // Skip to: 3224
3445
/* 3207 */    MCD_OPC_CheckPredicate, 50, 62, 54, 0, // Skip to: 17098
3446
/* 3212 */    MCD_OPC_CheckField, 6, 2, 0, 55, 54, 0, // Skip to: 17098
3447
/* 3219 */    MCD_OPC_Decode, 162, 11, 224, 1, // Opcode: C_SF_S
3448
/* 3224 */    MCD_OPC_FilterValue, 57, 17, 0, 0, // Skip to: 3246
3449
/* 3229 */    MCD_OPC_CheckPredicate, 50, 40, 54, 0, // Skip to: 17098
3450
/* 3234 */    MCD_OPC_CheckField, 6, 2, 0, 33, 54, 0, // Skip to: 17098
3451
/* 3241 */    MCD_OPC_Decode, 254, 10, 224, 1, // Opcode: C_NGLE_S
3452
/* 3246 */    MCD_OPC_FilterValue, 58, 17, 0, 0, // Skip to: 3268
3453
/* 3251 */    MCD_OPC_CheckPredicate, 50, 18, 54, 0, // Skip to: 17098
3454
/* 3256 */    MCD_OPC_CheckField, 6, 2, 0, 11, 54, 0, // Skip to: 17098
3455
/* 3263 */    MCD_OPC_Decode, 156, 11, 224, 1, // Opcode: C_SEQ_S
3456
/* 3268 */    MCD_OPC_FilterValue, 59, 17, 0, 0, // Skip to: 3290
3457
/* 3273 */    MCD_OPC_CheckPredicate, 50, 252, 53, 0, // Skip to: 17098
3458
/* 3278 */    MCD_OPC_CheckField, 6, 2, 0, 245, 53, 0, // Skip to: 17098
3459
/* 3285 */    MCD_OPC_Decode, 132, 11, 224, 1, // Opcode: C_NGL_S
3460
/* 3290 */    MCD_OPC_FilterValue, 60, 17, 0, 0, // Skip to: 3312
3461
/* 3295 */    MCD_OPC_CheckPredicate, 50, 230, 53, 0, // Skip to: 17098
3462
/* 3300 */    MCD_OPC_CheckField, 6, 2, 0, 223, 53, 0, // Skip to: 17098
3463
/* 3307 */    MCD_OPC_Decode, 242, 10, 224, 1, // Opcode: C_LT_S
3464
/* 3312 */    MCD_OPC_FilterValue, 61, 17, 0, 0, // Skip to: 3334
3465
/* 3317 */    MCD_OPC_CheckPredicate, 50, 208, 53, 0, // Skip to: 17098
3466
/* 3322 */    MCD_OPC_CheckField, 6, 2, 0, 201, 53, 0, // Skip to: 17098
3467
/* 3329 */    MCD_OPC_Decode, 248, 10, 224, 1, // Opcode: C_NGE_S
3468
/* 3334 */    MCD_OPC_FilterValue, 62, 17, 0, 0, // Skip to: 3356
3469
/* 3339 */    MCD_OPC_CheckPredicate, 50, 186, 53, 0, // Skip to: 17098
3470
/* 3344 */    MCD_OPC_CheckField, 6, 2, 0, 179, 53, 0, // Skip to: 17098
3471
/* 3351 */    MCD_OPC_Decode, 236, 10, 224, 1, // Opcode: C_LE_S
3472
/* 3356 */    MCD_OPC_FilterValue, 63, 169, 53, 0, // Skip to: 17098
3473
/* 3361 */    MCD_OPC_CheckPredicate, 50, 164, 53, 0, // Skip to: 17098
3474
/* 3366 */    MCD_OPC_CheckField, 6, 2, 0, 157, 53, 0, // Skip to: 17098
3475
/* 3373 */    MCD_OPC_Decode, 138, 11, 224, 1, // Opcode: C_NGT_S
3476
/* 3378 */    MCD_OPC_FilterValue, 17, 1, 3, 0, // Skip to: 4152
3477
/* 3383 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
3478
/* 3386 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 3401
3479
/* 3391 */    MCD_OPC_CheckPredicate, 55, 134, 53, 0, // Skip to: 17098
3480
/* 3396 */    MCD_OPC_Decode, 137, 13, 225, 1, // Opcode: FADD_D32
3481
/* 3401 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 3416
3482
/* 3406 */    MCD_OPC_CheckPredicate, 55, 119, 53, 0, // Skip to: 17098
3483
/* 3411 */    MCD_OPC_Decode, 155, 14, 225, 1, // Opcode: FSUB_D32
3484
/* 3416 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 3431
3485
/* 3421 */    MCD_OPC_CheckPredicate, 55, 104, 53, 0, // Skip to: 17098
3486
/* 3426 */    MCD_OPC_Decode, 238, 13, 225, 1, // Opcode: FMUL_D32
3487
/* 3431 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 3446
3488
/* 3436 */    MCD_OPC_CheckPredicate, 55, 89, 53, 0, // Skip to: 17098
3489
/* 3441 */    MCD_OPC_Decode, 176, 13, 225, 1, // Opcode: FDIV_D32
3490
/* 3446 */    MCD_OPC_FilterValue, 4, 17, 0, 0, // Skip to: 3468
3491
/* 3451 */    MCD_OPC_CheckPredicate, 57, 74, 53, 0, // Skip to: 17098
3492
/* 3456 */    MCD_OPC_CheckField, 16, 5, 0, 67, 53, 0, // Skip to: 17098
3493
/* 3463 */    MCD_OPC_Decode, 147, 14, 226, 1, // Opcode: FSQRT_D32
3494
/* 3468 */    MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 3490
3495
/* 3473 */    MCD_OPC_CheckPredicate, 55, 52, 53, 0, // Skip to: 17098
3496
/* 3478 */    MCD_OPC_CheckField, 16, 5, 0, 45, 53, 0, // Skip to: 17098
3497
/* 3485 */    MCD_OPC_Decode, 130, 13, 226, 1, // Opcode: FABS_D32
3498
/* 3490 */    MCD_OPC_FilterValue, 6, 17, 0, 0, // Skip to: 3512
3499
/* 3495 */    MCD_OPC_CheckPredicate, 55, 30, 53, 0, // Skip to: 17098
3500
/* 3500 */    MCD_OPC_CheckField, 16, 5, 0, 23, 53, 0, // Skip to: 17098
3501
/* 3507 */    MCD_OPC_Decode, 227, 13, 226, 1, // Opcode: FMOV_D32
3502
/* 3512 */    MCD_OPC_FilterValue, 7, 17, 0, 0, // Skip to: 3534
3503
/* 3517 */    MCD_OPC_CheckPredicate, 55, 8, 53, 0, // Skip to: 17098
3504
/* 3522 */    MCD_OPC_CheckField, 16, 5, 0, 1, 53, 0, // Skip to: 17098
3505
/* 3529 */    MCD_OPC_Decode, 247, 13, 226, 1, // Opcode: FNEG_D32
3506
/* 3534 */    MCD_OPC_FilterValue, 12, 17, 0, 0, // Skip to: 3556
3507
/* 3539 */    MCD_OPC_CheckPredicate, 57, 242, 52, 0, // Skip to: 17098
3508
/* 3544 */    MCD_OPC_CheckField, 16, 5, 0, 235, 52, 0, // Skip to: 17098
3509
/* 3551 */    MCD_OPC_Decode, 166, 20, 227, 1, // Opcode: ROUND_W_D32
3510
/* 3556 */    MCD_OPC_FilterValue, 13, 17, 0, 0, // Skip to: 3578
3511
/* 3561 */    MCD_OPC_CheckPredicate, 57, 220, 52, 0, // Skip to: 17098
3512
/* 3566 */    MCD_OPC_CheckField, 16, 5, 0, 213, 52, 0, // Skip to: 17098
3513
/* 3573 */    MCD_OPC_Decode, 138, 24, 227, 1, // Opcode: TRUNC_W_D32
3514
/* 3578 */    MCD_OPC_FilterValue, 14, 17, 0, 0, // Skip to: 3600
3515
/* 3583 */    MCD_OPC_CheckPredicate, 57, 198, 52, 0, // Skip to: 17098
3516
/* 3588 */    MCD_OPC_CheckField, 16, 5, 0, 191, 52, 0, // Skip to: 17098
3517
/* 3595 */    MCD_OPC_Decode, 129, 9, 227, 1, // Opcode: CEIL_W_D32
3518
/* 3600 */    MCD_OPC_FilterValue, 15, 17, 0, 0, // Skip to: 3622
3519
/* 3605 */    MCD_OPC_CheckPredicate, 57, 176, 52, 0, // Skip to: 17098
3520
/* 3610 */    MCD_OPC_CheckField, 16, 5, 0, 169, 52, 0, // Skip to: 17098
3521
/* 3617 */    MCD_OPC_Decode, 210, 13, 227, 1, // Opcode: FLOOR_W_D32
3522
/* 3622 */    MCD_OPC_FilterValue, 17, 33, 0, 0, // Skip to: 3660
3523
/* 3627 */    MCD_OPC_ExtractField, 16, 2,  // Inst{17-16} ...
3524
/* 3630 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 3645
3525
/* 3635 */    MCD_OPC_CheckPredicate, 58, 146, 52, 0, // Skip to: 17098
3526
/* 3640 */    MCD_OPC_Decode, 217, 17, 228, 1, // Opcode: MOVF_D32
3527
/* 3645 */    MCD_OPC_FilterValue, 1, 136, 52, 0, // Skip to: 17098
3528
/* 3650 */    MCD_OPC_CheckPredicate, 58, 131, 52, 0, // Skip to: 17098
3529
/* 3655 */    MCD_OPC_Decode, 238, 17, 228, 1, // Opcode: MOVT_D32
3530
/* 3660 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 3675
3531
/* 3665 */    MCD_OPC_CheckPredicate, 58, 116, 52, 0, // Skip to: 17098
3532
/* 3670 */    MCD_OPC_Decode, 250, 17, 229, 1, // Opcode: MOVZ_I_D32
3533
/* 3675 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 3690
3534
/* 3680 */    MCD_OPC_CheckPredicate, 58, 101, 52, 0, // Skip to: 17098
3535
/* 3685 */    MCD_OPC_Decode, 229, 17, 229, 1, // Opcode: MOVN_I_D32
3536
/* 3690 */    MCD_OPC_FilterValue, 21, 17, 0, 0, // Skip to: 3712
3537
/* 3695 */    MCD_OPC_CheckPredicate, 59, 86, 52, 0, // Skip to: 17098
3538
/* 3700 */    MCD_OPC_CheckField, 16, 5, 0, 79, 52, 0, // Skip to: 17098
3539
/* 3707 */    MCD_OPC_Decode, 134, 20, 226, 1, // Opcode: RECIP_D32
3540
/* 3712 */    MCD_OPC_FilterValue, 22, 17, 0, 0, // Skip to: 3734
3541
/* 3717 */    MCD_OPC_CheckPredicate, 59, 64, 52, 0, // Skip to: 17098
3542
/* 3722 */    MCD_OPC_CheckField, 16, 5, 0, 57, 52, 0, // Skip to: 17098
3543
/* 3729 */    MCD_OPC_Decode, 173, 20, 226, 1, // Opcode: RSQRT_D32
3544
/* 3734 */    MCD_OPC_FilterValue, 32, 17, 0, 0, // Skip to: 3756
3545
/* 3739 */    MCD_OPC_CheckPredicate, 55, 42, 52, 0, // Skip to: 17098
3546
/* 3744 */    MCD_OPC_CheckField, 16, 5, 0, 35, 52, 0, // Skip to: 17098
3547
/* 3751 */    MCD_OPC_Decode, 202, 10, 227, 1, // Opcode: CVT_S_D32
3548
/* 3756 */    MCD_OPC_FilterValue, 36, 17, 0, 0, // Skip to: 3778
3549
/* 3761 */    MCD_OPC_CheckPredicate, 55, 20, 52, 0, // Skip to: 17098
3550
/* 3766 */    MCD_OPC_CheckField, 16, 5, 0, 13, 52, 0, // Skip to: 17098
3551
/* 3773 */    MCD_OPC_Decode, 213, 10, 227, 1, // Opcode: CVT_W_D32
3552
/* 3778 */    MCD_OPC_FilterValue, 37, 17, 0, 0, // Skip to: 3800
3553
/* 3783 */    MCD_OPC_CheckPredicate, 56, 254, 51, 0, // Skip to: 17098
3554
/* 3788 */    MCD_OPC_CheckField, 16, 5, 0, 247, 51, 0, // Skip to: 17098
3555
/* 3795 */    MCD_OPC_Decode, 193, 10, 230, 1, // Opcode: CVT_L_D64
3556
/* 3800 */    MCD_OPC_FilterValue, 48, 17, 0, 0, // Skip to: 3822
3557
/* 3805 */    MCD_OPC_CheckPredicate, 60, 232, 51, 0, // Skip to: 17098
3558
/* 3810 */    MCD_OPC_CheckField, 6, 2, 0, 225, 51, 0, // Skip to: 17098
3559
/* 3817 */    MCD_OPC_Decode, 226, 10, 231, 1, // Opcode: C_F_D32
3560
/* 3822 */    MCD_OPC_FilterValue, 49, 17, 0, 0, // Skip to: 3844
3561
/* 3827 */    MCD_OPC_CheckPredicate, 60, 210, 51, 0, // Skip to: 17098
3562
/* 3832 */    MCD_OPC_CheckField, 6, 2, 0, 203, 51, 0, // Skip to: 17098
3563
/* 3839 */    MCD_OPC_Decode, 182, 11, 231, 1, // Opcode: C_UN_D32
3564
/* 3844 */    MCD_OPC_FilterValue, 50, 17, 0, 0, // Skip to: 3866
3565
/* 3849 */    MCD_OPC_CheckPredicate, 60, 188, 51, 0, // Skip to: 17098
3566
/* 3854 */    MCD_OPC_CheckField, 6, 2, 0, 181, 51, 0, // Skip to: 17098
3567
/* 3861 */    MCD_OPC_Decode, 220, 10, 231, 1, // Opcode: C_EQ_D32
3568
/* 3866 */    MCD_OPC_FilterValue, 51, 17, 0, 0, // Skip to: 3888
3569
/* 3871 */    MCD_OPC_CheckPredicate, 60, 166, 51, 0, // Skip to: 17098
3570
/* 3876 */    MCD_OPC_CheckField, 6, 2, 0, 159, 51, 0, // Skip to: 17098
3571
/* 3883 */    MCD_OPC_Decode, 164, 11, 231, 1, // Opcode: C_UEQ_D32
3572
/* 3888 */    MCD_OPC_FilterValue, 52, 17, 0, 0, // Skip to: 3910
3573
/* 3893 */    MCD_OPC_CheckPredicate, 60, 144, 51, 0, // Skip to: 17098
3574
/* 3898 */    MCD_OPC_CheckField, 6, 2, 0, 137, 51, 0, // Skip to: 17098
3575
/* 3905 */    MCD_OPC_Decode, 146, 11, 231, 1, // Opcode: C_OLT_D32
3576
/* 3910 */    MCD_OPC_FilterValue, 53, 17, 0, 0, // Skip to: 3932
3577
/* 3915 */    MCD_OPC_CheckPredicate, 60, 122, 51, 0, // Skip to: 17098
3578
/* 3920 */    MCD_OPC_CheckField, 6, 2, 0, 115, 51, 0, // Skip to: 17098
3579
/* 3927 */    MCD_OPC_Decode, 176, 11, 231, 1, // Opcode: C_ULT_D32
3580
/* 3932 */    MCD_OPC_FilterValue, 54, 17, 0, 0, // Skip to: 3954
3581
/* 3937 */    MCD_OPC_CheckPredicate, 60, 100, 51, 0, // Skip to: 17098
3582
/* 3942 */    MCD_OPC_CheckField, 6, 2, 0, 93, 51, 0, // Skip to: 17098
3583
/* 3949 */    MCD_OPC_Decode, 140, 11, 231, 1, // Opcode: C_OLE_D32
3584
/* 3954 */    MCD_OPC_FilterValue, 55, 17, 0, 0, // Skip to: 3976
3585
/* 3959 */    MCD_OPC_CheckPredicate, 60, 78, 51, 0, // Skip to: 17098
3586
/* 3964 */    MCD_OPC_CheckField, 6, 2, 0, 71, 51, 0, // Skip to: 17098
3587
/* 3971 */    MCD_OPC_Decode, 170, 11, 231, 1, // Opcode: C_ULE_D32
3588
/* 3976 */    MCD_OPC_FilterValue, 56, 17, 0, 0, // Skip to: 3998
3589
/* 3981 */    MCD_OPC_CheckPredicate, 60, 56, 51, 0, // Skip to: 17098
3590
/* 3986 */    MCD_OPC_CheckField, 6, 2, 0, 49, 51, 0, // Skip to: 17098
3591
/* 3993 */    MCD_OPC_Decode, 158, 11, 231, 1, // Opcode: C_SF_D32
3592
/* 3998 */    MCD_OPC_FilterValue, 57, 17, 0, 0, // Skip to: 4020
3593
/* 4003 */    MCD_OPC_CheckPredicate, 60, 34, 51, 0, // Skip to: 17098
3594
/* 4008 */    MCD_OPC_CheckField, 6, 2, 0, 27, 51, 0, // Skip to: 17098
3595
/* 4015 */    MCD_OPC_Decode, 250, 10, 231, 1, // Opcode: C_NGLE_D32
3596
/* 4020 */    MCD_OPC_FilterValue, 58, 17, 0, 0, // Skip to: 4042
3597
/* 4025 */    MCD_OPC_CheckPredicate, 60, 12, 51, 0, // Skip to: 17098
3598
/* 4030 */    MCD_OPC_CheckField, 6, 2, 0, 5, 51, 0, // Skip to: 17098
3599
/* 4037 */    MCD_OPC_Decode, 152, 11, 231, 1, // Opcode: C_SEQ_D32
3600
/* 4042 */    MCD_OPC_FilterValue, 59, 17, 0, 0, // Skip to: 4064
3601
/* 4047 */    MCD_OPC_CheckPredicate, 60, 246, 50, 0, // Skip to: 17098
3602
/* 4052 */    MCD_OPC_CheckField, 6, 2, 0, 239, 50, 0, // Skip to: 17098
3603
/* 4059 */    MCD_OPC_Decode, 128, 11, 231, 1, // Opcode: C_NGL_D32
3604
/* 4064 */    MCD_OPC_FilterValue, 60, 17, 0, 0, // Skip to: 4086
3605
/* 4069 */    MCD_OPC_CheckPredicate, 60, 224, 50, 0, // Skip to: 17098
3606
/* 4074 */    MCD_OPC_CheckField, 6, 2, 0, 217, 50, 0, // Skip to: 17098
3607
/* 4081 */    MCD_OPC_Decode, 238, 10, 231, 1, // Opcode: C_LT_D32
3608
/* 4086 */    MCD_OPC_FilterValue, 61, 17, 0, 0, // Skip to: 4108
3609
/* 4091 */    MCD_OPC_CheckPredicate, 60, 202, 50, 0, // Skip to: 17098
3610
/* 4096 */    MCD_OPC_CheckField, 6, 2, 0, 195, 50, 0, // Skip to: 17098
3611
/* 4103 */    MCD_OPC_Decode, 244, 10, 231, 1, // Opcode: C_NGE_D32
3612
/* 4108 */    MCD_OPC_FilterValue, 62, 17, 0, 0, // Skip to: 4130
3613
/* 4113 */    MCD_OPC_CheckPredicate, 60, 180, 50, 0, // Skip to: 17098
3614
/* 4118 */    MCD_OPC_CheckField, 6, 2, 0, 173, 50, 0, // Skip to: 17098
3615
/* 4125 */    MCD_OPC_Decode, 232, 10, 231, 1, // Opcode: C_LE_D32
3616
/* 4130 */    MCD_OPC_FilterValue, 63, 163, 50, 0, // Skip to: 17098
3617
/* 4135 */    MCD_OPC_CheckPredicate, 60, 158, 50, 0, // Skip to: 17098
3618
/* 4140 */    MCD_OPC_CheckField, 6, 2, 0, 151, 50, 0, // Skip to: 17098
3619
/* 4147 */    MCD_OPC_Decode, 134, 11, 231, 1, // Opcode: C_NGT_D32
3620
/* 4152 */    MCD_OPC_FilterValue, 20, 47, 0, 0, // Skip to: 4204
3621
/* 4157 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
3622
/* 4160 */    MCD_OPC_FilterValue, 32, 17, 0, 0, // Skip to: 4182
3623
/* 4165 */    MCD_OPC_CheckPredicate, 47, 128, 50, 0, // Skip to: 17098
3624
/* 4170 */    MCD_OPC_CheckField, 16, 5, 0, 121, 50, 0, // Skip to: 17098
3625
/* 4177 */    MCD_OPC_Decode, 210, 10, 219, 1, // Opcode: CVT_S_W
3626
/* 4182 */    MCD_OPC_FilterValue, 33, 111, 50, 0, // Skip to: 17098
3627
/* 4187 */    MCD_OPC_CheckPredicate, 55, 106, 50, 0, // Skip to: 17098
3628
/* 4192 */    MCD_OPC_CheckField, 16, 5, 0, 99, 50, 0, // Skip to: 17098
3629
/* 4199 */    MCD_OPC_Decode, 185, 10, 222, 1, // Opcode: CVT_D32_W
3630
/* 4204 */    MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 4219
3631
/* 4209 */    MCD_OPC_CheckPredicate, 30, 84, 50, 0, // Skip to: 17098
3632
/* 4214 */    MCD_OPC_Decode, 230, 8, 217, 1, // Opcode: BZ_B
3633
/* 4219 */    MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 4234
3634
/* 4224 */    MCD_OPC_CheckPredicate, 30, 69, 50, 0, // Skip to: 17098
3635
/* 4229 */    MCD_OPC_Decode, 232, 8, 232, 1, // Opcode: BZ_H
3636
/* 4234 */    MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 4249
3637
/* 4239 */    MCD_OPC_CheckPredicate, 30, 54, 50, 0, // Skip to: 17098
3638
/* 4244 */    MCD_OPC_Decode, 234, 8, 233, 1, // Opcode: BZ_W
3639
/* 4249 */    MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 4264
3640
/* 4254 */    MCD_OPC_CheckPredicate, 30, 39, 50, 0, // Skip to: 17098
3641
/* 4259 */    MCD_OPC_Decode, 231, 8, 234, 1, // Opcode: BZ_D
3642
/* 4264 */    MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 4279
3643
/* 4269 */    MCD_OPC_CheckPredicate, 30, 24, 50, 0, // Skip to: 17098
3644
/* 4274 */    MCD_OPC_Decode, 201, 8, 217, 1, // Opcode: BNZ_B
3645
/* 4279 */    MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 4294
3646
/* 4284 */    MCD_OPC_CheckPredicate, 30, 9, 50, 0, // Skip to: 17098
3647
/* 4289 */    MCD_OPC_Decode, 203, 8, 232, 1, // Opcode: BNZ_H
3648
/* 4294 */    MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 4309
3649
/* 4299 */    MCD_OPC_CheckPredicate, 30, 250, 49, 0, // Skip to: 17098
3650
/* 4304 */    MCD_OPC_Decode, 205, 8, 233, 1, // Opcode: BNZ_W
3651
/* 4309 */    MCD_OPC_FilterValue, 31, 240, 49, 0, // Skip to: 17098
3652
/* 4314 */    MCD_OPC_CheckPredicate, 30, 235, 49, 0, // Skip to: 17098
3653
/* 4319 */    MCD_OPC_Decode, 202, 8, 234, 1, // Opcode: BNZ_D
3654
/* 4324 */    MCD_OPC_FilterValue, 18, 47, 0, 0, // Skip to: 4376
3655
/* 4329 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
3656
/* 4332 */    MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 4354
3657
/* 4337 */    MCD_OPC_CheckPredicate, 27, 212, 49, 0, // Skip to: 17098
3658
/* 4342 */    MCD_OPC_CheckField, 3, 8, 0, 205, 49, 0, // Skip to: 17098
3659
/* 4349 */    MCD_OPC_Decode, 136, 17, 235, 1, // Opcode: MFC2
3660
/* 4354 */    MCD_OPC_FilterValue, 4, 195, 49, 0, // Skip to: 17098
3661
/* 4359 */    MCD_OPC_CheckPredicate, 27, 190, 49, 0, // Skip to: 17098
3662
/* 4364 */    MCD_OPC_CheckField, 3, 8, 0, 183, 49, 0, // Skip to: 17098
3663
/* 4371 */    MCD_OPC_Decode, 165, 18, 236, 1, // Opcode: MTC2
3664
/* 4376 */    MCD_OPC_FilterValue, 19, 255, 0, 0, // Skip to: 4636
3665
/* 4381 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
3666
/* 4384 */    MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 4406
3667
/* 4389 */    MCD_OPC_CheckPredicate, 61, 160, 49, 0, // Skip to: 17098
3668
/* 4394 */    MCD_OPC_CheckField, 11, 5, 0, 153, 49, 0, // Skip to: 17098
3669
/* 4401 */    MCD_OPC_Decode, 172, 16, 237, 1, // Opcode: LWXC1
3670
/* 4406 */    MCD_OPC_FilterValue, 1, 17, 0, 0, // Skip to: 4428
3671
/* 4411 */    MCD_OPC_CheckPredicate, 62, 138, 49, 0, // Skip to: 17098
3672
/* 4416 */    MCD_OPC_CheckField, 11, 5, 0, 131, 49, 0, // Skip to: 17098
3673
/* 4423 */    MCD_OPC_Decode, 196, 15, 238, 1, // Opcode: LDXC1
3674
/* 4428 */    MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 4450
3675
/* 4433 */    MCD_OPC_CheckPredicate, 63, 116, 49, 0, // Skip to: 17098
3676
/* 4438 */    MCD_OPC_CheckField, 11, 5, 0, 109, 49, 0, // Skip to: 17098
3677
/* 4445 */    MCD_OPC_Decode, 253, 15, 238, 1, // Opcode: LUXC1
3678
/* 4450 */    MCD_OPC_FilterValue, 8, 17, 0, 0, // Skip to: 4472
3679
/* 4455 */    MCD_OPC_CheckPredicate, 61, 94, 49, 0, // Skip to: 17098
3680
/* 4460 */    MCD_OPC_CheckField, 6, 5, 0, 87, 49, 0, // Skip to: 17098
3681
/* 4467 */    MCD_OPC_Decode, 165, 23, 239, 1, // Opcode: SWXC1
3682
/* 4472 */    MCD_OPC_FilterValue, 9, 17, 0, 0, // Skip to: 4494
3683
/* 4477 */    MCD_OPC_CheckPredicate, 62, 72, 49, 0, // Skip to: 17098
3684
/* 4482 */    MCD_OPC_CheckField, 6, 5, 0, 65, 49, 0, // Skip to: 17098
3685
/* 4489 */    MCD_OPC_Decode, 240, 20, 240, 1, // Opcode: SDXC1
3686
/* 4494 */    MCD_OPC_FilterValue, 13, 17, 0, 0, // Skip to: 4516
3687
/* 4499 */    MCD_OPC_CheckPredicate, 63, 50, 49, 0, // Skip to: 17098
3688
/* 4504 */    MCD_OPC_CheckField, 6, 5, 0, 43, 49, 0, // Skip to: 17098
3689
/* 4511 */    MCD_OPC_Decode, 253, 22, 240, 1, // Opcode: SUXC1
3690
/* 4516 */    MCD_OPC_FilterValue, 32, 10, 0, 0, // Skip to: 4531
3691
/* 4521 */    MCD_OPC_CheckPredicate, 64, 28, 49, 0, // Skip to: 17098
3692
/* 4526 */    MCD_OPC_Decode, 218, 16, 241, 1, // Opcode: MADD_S
3693
/* 4531 */    MCD_OPC_FilterValue, 33, 10, 0, 0, // Skip to: 4546
3694
/* 4536 */    MCD_OPC_CheckPredicate, 65, 13, 49, 0, // Skip to: 17098
3695
/* 4541 */    MCD_OPC_Decode, 210, 16, 242, 1, // Opcode: MADD_D32
3696
/* 4546 */    MCD_OPC_FilterValue, 40, 10, 0, 0, // Skip to: 4561
3697
/* 4551 */    MCD_OPC_CheckPredicate, 64, 254, 48, 0, // Skip to: 17098
3698
/* 4556 */    MCD_OPC_Decode, 154, 18, 241, 1, // Opcode: MSUB_S
3699
/* 4561 */    MCD_OPC_FilterValue, 41, 10, 0, 0, // Skip to: 4576
3700
/* 4566 */    MCD_OPC_CheckPredicate, 65, 239, 48, 0, // Skip to: 17098
3701
/* 4571 */    MCD_OPC_Decode, 146, 18, 242, 1, // Opcode: MSUB_D32
3702
/* 4576 */    MCD_OPC_FilterValue, 48, 10, 0, 0, // Skip to: 4591
3703
/* 4581 */    MCD_OPC_CheckPredicate, 66, 224, 48, 0, // Skip to: 17098
3704
/* 4586 */    MCD_OPC_Decode, 142, 19, 241, 1, // Opcode: NMADD_S
3705
/* 4591 */    MCD_OPC_FilterValue, 49, 10, 0, 0, // Skip to: 4606
3706
/* 4596 */    MCD_OPC_CheckPredicate, 67, 209, 48, 0, // Skip to: 17098
3707
/* 4601 */    MCD_OPC_Decode, 139, 19, 242, 1, // Opcode: NMADD_D32
3708
/* 4606 */    MCD_OPC_FilterValue, 56, 10, 0, 0, // Skip to: 4621
3709
/* 4611 */    MCD_OPC_CheckPredicate, 66, 194, 48, 0, // Skip to: 17098
3710
/* 4616 */    MCD_OPC_Decode, 147, 19, 241, 1, // Opcode: NMSUB_S
3711
/* 4621 */    MCD_OPC_FilterValue, 57, 184, 48, 0, // Skip to: 17098
3712
/* 4626 */    MCD_OPC_CheckPredicate, 67, 179, 48, 0, // Skip to: 17098
3713
/* 4631 */    MCD_OPC_Decode, 144, 19, 242, 1, // Opcode: NMSUB_D32
3714
/* 4636 */    MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 4651
3715
/* 4641 */    MCD_OPC_CheckPredicate, 39, 164, 48, 0, // Skip to: 17098
3716
/* 4646 */    MCD_OPC_Decode, 197, 7, 201, 1, // Opcode: BEQL
3717
/* 4651 */    MCD_OPC_FilterValue, 21, 107, 0, 0, // Skip to: 4763
3718
/* 4656 */    MCD_OPC_ExtractField, 0, 16,  // Inst{15-0} ...
3719
/* 4659 */    MCD_OPC_FilterValue, 123, 9, 0, 0, // Skip to: 4673
3720
/* 4664 */    MCD_OPC_CheckPredicate, 19, 19, 0, 0, // Skip to: 4688
3721
/* 4669 */    MCD_OPC_Decode, 233, 13, 124, // Opcode: FMOV_S_MM
3722
/* 4673 */    MCD_OPC_FilterValue, 251, 22, 9, 0, 0, // Skip to: 4688
3723
/* 4679 */    MCD_OPC_CheckPredicate, 19, 4, 0, 0, // Skip to: 4688
3724
/* 4684 */    MCD_OPC_Decode, 252, 13, 124, // Opcode: FNEG_S_MM
3725
/* 4688 */    MCD_OPC_ExtractField, 0, 11,  // Inst{10-0} ...
3726
/* 4691 */    MCD_OPC_FilterValue, 48, 10, 0, 0, // Skip to: 4706
3727
/* 4696 */    MCD_OPC_CheckPredicate, 19, 52, 0, 0, // Skip to: 4753
3728
/* 4701 */    MCD_OPC_Decode, 143, 13, 164, 1, // Opcode: FADD_S_MM
3729
/* 4706 */    MCD_OPC_FilterValue, 112, 10, 0, 0, // Skip to: 4721
3730
/* 4711 */    MCD_OPC_CheckPredicate, 19, 37, 0, 0, // Skip to: 4753
3731
/* 4716 */    MCD_OPC_Decode, 161, 14, 164, 1, // Opcode: FSUB_S_MM
3732
/* 4721 */    MCD_OPC_FilterValue, 176, 1, 10, 0, 0, // Skip to: 4737
3733
/* 4727 */    MCD_OPC_CheckPredicate, 19, 21, 0, 0, // Skip to: 4753
3734
/* 4732 */    MCD_OPC_Decode, 244, 13, 164, 1, // Opcode: FMUL_S_MM
3735
/* 4737 */    MCD_OPC_FilterValue, 240, 1, 10, 0, 0, // Skip to: 4753
3736
/* 4743 */    MCD_OPC_CheckPredicate, 19, 5, 0, 0, // Skip to: 4753
3737
/* 4748 */    MCD_OPC_Decode, 181, 13, 164, 1, // Opcode: FDIV_S_MM
3738
/* 4753 */    MCD_OPC_CheckPredicate, 39, 52, 48, 0, // Skip to: 17098
3739
/* 4758 */    MCD_OPC_Decode, 187, 8, 201, 1, // Opcode: BNEL
3740
/* 4763 */    MCD_OPC_FilterValue, 22, 17, 0, 0, // Skip to: 4785
3741
/* 4768 */    MCD_OPC_CheckPredicate, 39, 37, 48, 0, // Skip to: 17098
3742
/* 4773 */    MCD_OPC_CheckField, 16, 5, 0, 30, 48, 0, // Skip to: 17098
3743
/* 4780 */    MCD_OPC_Decode, 141, 8, 197, 1, // Opcode: BLEZL
3744
/* 4785 */    MCD_OPC_FilterValue, 23, 17, 0, 0, // Skip to: 4807
3745
/* 4790 */    MCD_OPC_CheckPredicate, 39, 15, 48, 0, // Skip to: 17098
3746
/* 4795 */    MCD_OPC_CheckField, 16, 5, 0, 8, 48, 0, // Skip to: 17098
3747
/* 4802 */    MCD_OPC_Decode, 239, 7, 197, 1, // Opcode: BGTZL
3748
/* 4807 */    MCD_OPC_FilterValue, 28, 15, 1, 0, // Skip to: 5083
3749
/* 4812 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
3750
/* 4815 */    MCD_OPC_FilterValue, 0, 42, 0, 0, // Skip to: 4862
3751
/* 4820 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
3752
/* 4823 */    MCD_OPC_FilterValue, 0, 238, 47, 0, // Skip to: 17098
3753
/* 4828 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
3754
/* 4831 */    MCD_OPC_FilterValue, 0, 230, 47, 0, // Skip to: 17098
3755
/* 4836 */    MCD_OPC_CheckPredicate, 68, 11, 0, 0, // Skip to: 4852
3756
/* 4841 */    MCD_OPC_CheckField, 11, 2, 0, 4, 0, 0, // Skip to: 4852
3757
/* 4848 */    MCD_OPC_Decode, 195, 16, 80, // Opcode: MADD
3758
/* 4852 */    MCD_OPC_CheckPredicate, 37, 209, 47, 0, // Skip to: 17098
3759
/* 4857 */    MCD_OPC_Decode, 213, 16, 243, 1, // Opcode: MADD_DSP
3760
/* 4862 */    MCD_OPC_FilterValue, 1, 42, 0, 0, // Skip to: 4909
3761
/* 4867 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
3762
/* 4870 */    MCD_OPC_FilterValue, 0, 191, 47, 0, // Skip to: 17098
3763
/* 4875 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
3764
/* 4878 */    MCD_OPC_FilterValue, 0, 183, 47, 0, // Skip to: 17098
3765
/* 4883 */    MCD_OPC_CheckPredicate, 68, 11, 0, 0, // Skip to: 4899
3766
/* 4888 */    MCD_OPC_CheckField, 11, 2, 0, 4, 0, 0, // Skip to: 4899
3767
/* 4895 */    MCD_OPC_Decode, 202, 16, 80, // Opcode: MADDU
3768
/* 4899 */    MCD_OPC_CheckPredicate, 37, 162, 47, 0, // Skip to: 17098
3769
/* 4904 */    MCD_OPC_Decode, 203, 16, 243, 1, // Opcode: MADDU_DSP
3770
/* 4909 */    MCD_OPC_FilterValue, 2, 16, 0, 0, // Skip to: 4930
3771
/* 4914 */    MCD_OPC_CheckPredicate, 68, 147, 47, 0, // Skip to: 17098
3772
/* 4919 */    MCD_OPC_CheckField, 6, 5, 0, 140, 47, 0, // Skip to: 17098
3773
/* 4926 */    MCD_OPC_Decode, 205, 18, 61, // Opcode: MUL
3774
/* 4930 */    MCD_OPC_FilterValue, 4, 42, 0, 0, // Skip to: 4977
3775
/* 4935 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
3776
/* 4938 */    MCD_OPC_FilterValue, 0, 123, 47, 0, // Skip to: 17098
3777
/* 4943 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
3778
/* 4946 */    MCD_OPC_FilterValue, 0, 115, 47, 0, // Skip to: 17098
3779
/* 4951 */    MCD_OPC_CheckPredicate, 68, 11, 0, 0, // Skip to: 4967
3780
/* 4956 */    MCD_OPC_CheckField, 11, 2, 0, 4, 0, 0, // Skip to: 4967
3781
/* 4963 */    MCD_OPC_Decode, 131, 18, 80, // Opcode: MSUB
3782
/* 4967 */    MCD_OPC_CheckPredicate, 37, 94, 47, 0, // Skip to: 17098
3783
/* 4972 */    MCD_OPC_Decode, 149, 18, 243, 1, // Opcode: MSUB_DSP
3784
/* 4977 */    MCD_OPC_FilterValue, 5, 42, 0, 0, // Skip to: 5024
3785
/* 4982 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
3786
/* 4985 */    MCD_OPC_FilterValue, 0, 76, 47, 0, // Skip to: 17098
3787
/* 4990 */    MCD_OPC_ExtractField, 13, 3,  // Inst{15-13} ...
3788
/* 4993 */    MCD_OPC_FilterValue, 0, 68, 47, 0, // Skip to: 17098
3789
/* 4998 */    MCD_OPC_CheckPredicate, 68, 11, 0, 0, // Skip to: 5014
3790
/* 5003 */    MCD_OPC_CheckField, 11, 2, 0, 4, 0, 0, // Skip to: 5014
3791
/* 5010 */    MCD_OPC_Decode, 138, 18, 80, // Opcode: MSUBU
3792
/* 5014 */    MCD_OPC_CheckPredicate, 37, 47, 47, 0, // Skip to: 17098
3793
/* 5019 */    MCD_OPC_Decode, 139, 18, 243, 1, // Opcode: MSUBU_DSP
3794
/* 5024 */    MCD_OPC_FilterValue, 32, 17, 0, 0, // Skip to: 5046
3795
/* 5029 */    MCD_OPC_CheckPredicate, 68, 32, 47, 0, // Skip to: 17098
3796
/* 5034 */    MCD_OPC_CheckField, 6, 5, 0, 25, 47, 0, // Skip to: 17098
3797
/* 5041 */    MCD_OPC_Decode, 193, 9, 244, 1, // Opcode: CLZ
3798
/* 5046 */    MCD_OPC_FilterValue, 33, 17, 0, 0, // Skip to: 5068
3799
/* 5051 */    MCD_OPC_CheckPredicate, 68, 10, 47, 0, // Skip to: 17098
3800
/* 5056 */    MCD_OPC_CheckField, 6, 5, 0, 3, 47, 0, // Skip to: 17098
3801
/* 5063 */    MCD_OPC_Decode, 172, 9, 244, 1, // Opcode: CLO
3802
/* 5068 */    MCD_OPC_FilterValue, 63, 249, 46, 0, // Skip to: 17098
3803
/* 5073 */    MCD_OPC_CheckPredicate, 68, 244, 46, 0, // Skip to: 17098
3804
/* 5078 */    MCD_OPC_Decode, 219, 20, 188, 1, // Opcode: SDBBP
3805
/* 5083 */    MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 5098
3806
/* 5088 */    MCD_OPC_CheckPredicate, 68, 229, 46, 0, // Skip to: 17098
3807
/* 5093 */    MCD_OPC_Decode, 251, 14, 200, 1, // Opcode: JALX
3808
/* 5098 */    MCD_OPC_FilterValue, 30, 201, 32, 0, // Skip to: 13496
3809
/* 5103 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
3810
/* 5106 */    MCD_OPC_FilterValue, 0, 63, 0, 0, // Skip to: 5174
3811
/* 5111 */    MCD_OPC_ExtractField, 24, 2,  // Inst{25-24} ...
3812
/* 5114 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 5129
3813
/* 5119 */    MCD_OPC_CheckPredicate, 30, 198, 46, 0, // Skip to: 17098
3814
/* 5124 */    MCD_OPC_Decode, 224, 6, 245, 1, // Opcode: ANDI_B
3815
/* 5129 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 5144
3816
/* 5134 */    MCD_OPC_CheckPredicate, 30, 183, 46, 0, // Skip to: 17098
3817
/* 5139 */    MCD_OPC_Decode, 168, 19, 245, 1, // Opcode: ORI_B
3818
/* 5144 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 5159
3819
/* 5149 */    MCD_OPC_CheckPredicate, 30, 168, 46, 0, // Skip to: 17098
3820
/* 5154 */    MCD_OPC_Decode, 153, 19, 245, 1, // Opcode: NORI_B
3821
/* 5159 */    MCD_OPC_FilterValue, 3, 158, 46, 0, // Skip to: 17098
3822
/* 5164 */    MCD_OPC_CheckPredicate, 30, 153, 46, 0, // Skip to: 17098
3823
/* 5169 */    MCD_OPC_Decode, 177, 24, 245, 1, // Opcode: XORI_B
3824
/* 5174 */    MCD_OPC_FilterValue, 1, 48, 0, 0, // Skip to: 5227
3825
/* 5179 */    MCD_OPC_ExtractField, 24, 2,  // Inst{25-24} ...
3826
/* 5182 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 5197
3827
/* 5187 */    MCD_OPC_CheckPredicate, 30, 130, 46, 0, // Skip to: 17098
3828
/* 5192 */    MCD_OPC_Decode, 166, 8, 246, 1, // Opcode: BMNZI_B
3829
/* 5197 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 5212
3830
/* 5202 */    MCD_OPC_CheckPredicate, 30, 115, 46, 0, // Skip to: 17098
3831
/* 5207 */    MCD_OPC_Decode, 168, 8, 246, 1, // Opcode: BMZI_B
3832
/* 5212 */    MCD_OPC_FilterValue, 2, 105, 46, 0, // Skip to: 17098
3833
/* 5217 */    MCD_OPC_CheckPredicate, 30, 100, 46, 0, // Skip to: 17098
3834
/* 5222 */    MCD_OPC_Decode, 219, 8, 246, 1, // Opcode: BSELI_B
3835
/* 5227 */    MCD_OPC_FilterValue, 2, 48, 0, 0, // Skip to: 5280
3836
/* 5232 */    MCD_OPC_ExtractField, 24, 2,  // Inst{25-24} ...
3837
/* 5235 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 5250
3838
/* 5240 */    MCD_OPC_CheckPredicate, 30, 77, 46, 0, // Skip to: 17098
3839
/* 5245 */    MCD_OPC_Decode, 150, 21, 245, 1, // Opcode: SHF_B
3840
/* 5250 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 5265
3841
/* 5255 */    MCD_OPC_CheckPredicate, 30, 62, 46, 0, // Skip to: 17098
3842
/* 5260 */    MCD_OPC_Decode, 151, 21, 247, 1, // Opcode: SHF_H
3843
/* 5265 */    MCD_OPC_FilterValue, 2, 52, 46, 0, // Skip to: 17098
3844
/* 5270 */    MCD_OPC_CheckPredicate, 30, 47, 46, 0, // Skip to: 17098
3845
/* 5275 */    MCD_OPC_Decode, 152, 21, 248, 1, // Opcode: SHF_W
3846
/* 5280 */    MCD_OPC_FilterValue, 6, 107, 1, 0, // Skip to: 5648
3847
/* 5285 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
3848
/* 5288 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 5303
3849
/* 5293 */    MCD_OPC_CheckPredicate, 30, 24, 46, 0, // Skip to: 17098
3850
/* 5298 */    MCD_OPC_Decode, 185, 6, 249, 1, // Opcode: ADDVI_B
3851
/* 5303 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 5318
3852
/* 5308 */    MCD_OPC_CheckPredicate, 30, 9, 46, 0, // Skip to: 17098
3853
/* 5313 */    MCD_OPC_Decode, 187, 6, 250, 1, // Opcode: ADDVI_H
3854
/* 5318 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 5333
3855
/* 5323 */    MCD_OPC_CheckPredicate, 30, 250, 45, 0, // Skip to: 17098
3856
/* 5328 */    MCD_OPC_Decode, 188, 6, 251, 1, // Opcode: ADDVI_W
3857
/* 5333 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 5348
3858
/* 5338 */    MCD_OPC_CheckPredicate, 30, 235, 45, 0, // Skip to: 17098
3859
/* 5343 */    MCD_OPC_Decode, 186, 6, 252, 1, // Opcode: ADDVI_D
3860
/* 5348 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 5363
3861
/* 5353 */    MCD_OPC_CheckPredicate, 30, 220, 45, 0, // Skip to: 17098
3862
/* 5358 */    MCD_OPC_Decode, 238, 22, 249, 1, // Opcode: SUBVI_B
3863
/* 5363 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 5378
3864
/* 5368 */    MCD_OPC_CheckPredicate, 30, 205, 45, 0, // Skip to: 17098
3865
/* 5373 */    MCD_OPC_Decode, 240, 22, 250, 1, // Opcode: SUBVI_H
3866
/* 5378 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 5393
3867
/* 5383 */    MCD_OPC_CheckPredicate, 30, 190, 45, 0, // Skip to: 17098
3868
/* 5388 */    MCD_OPC_Decode, 241, 22, 251, 1, // Opcode: SUBVI_W
3869
/* 5393 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 5408
3870
/* 5398 */    MCD_OPC_CheckPredicate, 30, 175, 45, 0, // Skip to: 17098
3871
/* 5403 */    MCD_OPC_Decode, 239, 22, 252, 1, // Opcode: SUBVI_D
3872
/* 5408 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 5423
3873
/* 5413 */    MCD_OPC_CheckPredicate, 30, 160, 45, 0, // Skip to: 17098
3874
/* 5418 */    MCD_OPC_Decode, 232, 16, 249, 1, // Opcode: MAXI_S_B
3875
/* 5423 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 5438
3876
/* 5428 */    MCD_OPC_CheckPredicate, 30, 145, 45, 0, // Skip to: 17098
3877
/* 5433 */    MCD_OPC_Decode, 234, 16, 250, 1, // Opcode: MAXI_S_H
3878
/* 5438 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 5453
3879
/* 5443 */    MCD_OPC_CheckPredicate, 30, 130, 45, 0, // Skip to: 17098
3880
/* 5448 */    MCD_OPC_Decode, 235, 16, 251, 1, // Opcode: MAXI_S_W
3881
/* 5453 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 5468
3882
/* 5458 */    MCD_OPC_CheckPredicate, 30, 115, 45, 0, // Skip to: 17098
3883
/* 5463 */    MCD_OPC_Decode, 233, 16, 252, 1, // Opcode: MAXI_S_D
3884
/* 5468 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 5483
3885
/* 5473 */    MCD_OPC_CheckPredicate, 30, 100, 45, 0, // Skip to: 17098
3886
/* 5478 */    MCD_OPC_Decode, 236, 16, 249, 1, // Opcode: MAXI_U_B
3887
/* 5483 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 5498
3888
/* 5488 */    MCD_OPC_CheckPredicate, 30, 85, 45, 0, // Skip to: 17098
3889
/* 5493 */    MCD_OPC_Decode, 238, 16, 250, 1, // Opcode: MAXI_U_H
3890
/* 5498 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 5513
3891
/* 5503 */    MCD_OPC_CheckPredicate, 30, 70, 45, 0, // Skip to: 17098
3892
/* 5508 */    MCD_OPC_Decode, 239, 16, 251, 1, // Opcode: MAXI_U_W
3893
/* 5513 */    MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 5528
3894
/* 5518 */    MCD_OPC_CheckPredicate, 30, 55, 45, 0, // Skip to: 17098
3895
/* 5523 */    MCD_OPC_Decode, 237, 16, 252, 1, // Opcode: MAXI_U_D
3896
/* 5528 */    MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 5543
3897
/* 5533 */    MCD_OPC_CheckPredicate, 30, 40, 45, 0, // Skip to: 17098
3898
/* 5538 */    MCD_OPC_Decode, 168, 17, 249, 1, // Opcode: MINI_S_B
3899
/* 5543 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 5558
3900
/* 5548 */    MCD_OPC_CheckPredicate, 30, 25, 45, 0, // Skip to: 17098
3901
/* 5553 */    MCD_OPC_Decode, 170, 17, 250, 1, // Opcode: MINI_S_H
3902
/* 5558 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 5573
3903
/* 5563 */    MCD_OPC_CheckPredicate, 30, 10, 45, 0, // Skip to: 17098
3904
/* 5568 */    MCD_OPC_Decode, 171, 17, 251, 1, // Opcode: MINI_S_W
3905
/* 5573 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 5588
3906
/* 5578 */    MCD_OPC_CheckPredicate, 30, 251, 44, 0, // Skip to: 17098
3907
/* 5583 */    MCD_OPC_Decode, 169, 17, 252, 1, // Opcode: MINI_S_D
3908
/* 5588 */    MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 5603
3909
/* 5593 */    MCD_OPC_CheckPredicate, 30, 236, 44, 0, // Skip to: 17098
3910
/* 5598 */    MCD_OPC_Decode, 172, 17, 249, 1, // Opcode: MINI_U_B
3911
/* 5603 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 5618
3912
/* 5608 */    MCD_OPC_CheckPredicate, 30, 221, 44, 0, // Skip to: 17098
3913
/* 5613 */    MCD_OPC_Decode, 174, 17, 250, 1, // Opcode: MINI_U_H
3914
/* 5618 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 5633
3915
/* 5623 */    MCD_OPC_CheckPredicate, 30, 206, 44, 0, // Skip to: 17098
3916
/* 5628 */    MCD_OPC_Decode, 175, 17, 251, 1, // Opcode: MINI_U_W
3917
/* 5633 */    MCD_OPC_FilterValue, 23, 196, 44, 0, // Skip to: 17098
3918
/* 5638 */    MCD_OPC_CheckPredicate, 30, 191, 44, 0, // Skip to: 17098
3919
/* 5643 */    MCD_OPC_Decode, 173, 17, 252, 1, // Opcode: MINI_U_D
3920
/* 5648 */    MCD_OPC_FilterValue, 7, 107, 1, 0, // Skip to: 6016
3921
/* 5653 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
3922
/* 5656 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 5671
3923
/* 5661 */    MCD_OPC_CheckPredicate, 30, 168, 44, 0, // Skip to: 17098
3924
/* 5666 */    MCD_OPC_Decode, 136, 9, 249, 1, // Opcode: CEQI_B
3925
/* 5671 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 5686
3926
/* 5676 */    MCD_OPC_CheckPredicate, 30, 153, 44, 0, // Skip to: 17098
3927
/* 5681 */    MCD_OPC_Decode, 138, 9, 250, 1, // Opcode: CEQI_H
3928
/* 5686 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 5701
3929
/* 5691 */    MCD_OPC_CheckPredicate, 30, 138, 44, 0, // Skip to: 17098
3930
/* 5696 */    MCD_OPC_Decode, 139, 9, 251, 1, // Opcode: CEQI_W
3931
/* 5701 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 5716
3932
/* 5706 */    MCD_OPC_CheckPredicate, 30, 123, 44, 0, // Skip to: 17098
3933
/* 5711 */    MCD_OPC_Decode, 137, 9, 252, 1, // Opcode: CEQI_D
3934
/* 5716 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 5731
3935
/* 5721 */    MCD_OPC_CheckPredicate, 30, 108, 44, 0, // Skip to: 17098
3936
/* 5726 */    MCD_OPC_Decode, 177, 9, 249, 1, // Opcode: CLTI_S_B
3937
/* 5731 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 5746
3938
/* 5736 */    MCD_OPC_CheckPredicate, 30, 93, 44, 0, // Skip to: 17098
3939
/* 5741 */    MCD_OPC_Decode, 179, 9, 250, 1, // Opcode: CLTI_S_H
3940
/* 5746 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 5761
3941
/* 5751 */    MCD_OPC_CheckPredicate, 30, 78, 44, 0, // Skip to: 17098
3942
/* 5756 */    MCD_OPC_Decode, 180, 9, 251, 1, // Opcode: CLTI_S_W
3943
/* 5761 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 5776
3944
/* 5766 */    MCD_OPC_CheckPredicate, 30, 63, 44, 0, // Skip to: 17098
3945
/* 5771 */    MCD_OPC_Decode, 178, 9, 252, 1, // Opcode: CLTI_S_D
3946
/* 5776 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 5791
3947
/* 5781 */    MCD_OPC_CheckPredicate, 30, 48, 44, 0, // Skip to: 17098
3948
/* 5786 */    MCD_OPC_Decode, 181, 9, 249, 1, // Opcode: CLTI_U_B
3949
/* 5791 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 5806
3950
/* 5796 */    MCD_OPC_CheckPredicate, 30, 33, 44, 0, // Skip to: 17098
3951
/* 5801 */    MCD_OPC_Decode, 183, 9, 250, 1, // Opcode: CLTI_U_H
3952
/* 5806 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 5821
3953
/* 5811 */    MCD_OPC_CheckPredicate, 30, 18, 44, 0, // Skip to: 17098
3954
/* 5816 */    MCD_OPC_Decode, 184, 9, 251, 1, // Opcode: CLTI_U_W
3955
/* 5821 */    MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 5836
3956
/* 5826 */    MCD_OPC_CheckPredicate, 30, 3, 44, 0, // Skip to: 17098
3957
/* 5831 */    MCD_OPC_Decode, 182, 9, 252, 1, // Opcode: CLTI_U_D
3958
/* 5836 */    MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 5851
3959
/* 5841 */    MCD_OPC_CheckPredicate, 30, 244, 43, 0, // Skip to: 17098
3960
/* 5846 */    MCD_OPC_Decode, 156, 9, 249, 1, // Opcode: CLEI_S_B
3961
/* 5851 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 5866
3962
/* 5856 */    MCD_OPC_CheckPredicate, 30, 229, 43, 0, // Skip to: 17098
3963
/* 5861 */    MCD_OPC_Decode, 158, 9, 250, 1, // Opcode: CLEI_S_H
3964
/* 5866 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 5881
3965
/* 5871 */    MCD_OPC_CheckPredicate, 30, 214, 43, 0, // Skip to: 17098
3966
/* 5876 */    MCD_OPC_Decode, 159, 9, 251, 1, // Opcode: CLEI_S_W
3967
/* 5881 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 5896
3968
/* 5886 */    MCD_OPC_CheckPredicate, 30, 199, 43, 0, // Skip to: 17098
3969
/* 5891 */    MCD_OPC_Decode, 157, 9, 252, 1, // Opcode: CLEI_S_D
3970
/* 5896 */    MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 5911
3971
/* 5901 */    MCD_OPC_CheckPredicate, 30, 184, 43, 0, // Skip to: 17098
3972
/* 5906 */    MCD_OPC_Decode, 160, 9, 249, 1, // Opcode: CLEI_U_B
3973
/* 5911 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 5926
3974
/* 5916 */    MCD_OPC_CheckPredicate, 30, 169, 43, 0, // Skip to: 17098
3975
/* 5921 */    MCD_OPC_Decode, 162, 9, 250, 1, // Opcode: CLEI_U_H
3976
/* 5926 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 5941
3977
/* 5931 */    MCD_OPC_CheckPredicate, 30, 154, 43, 0, // Skip to: 17098
3978
/* 5936 */    MCD_OPC_Decode, 163, 9, 251, 1, // Opcode: CLEI_U_W
3979
/* 5941 */    MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 5956
3980
/* 5946 */    MCD_OPC_CheckPredicate, 30, 139, 43, 0, // Skip to: 17098
3981
/* 5951 */    MCD_OPC_Decode, 161, 9, 252, 1, // Opcode: CLEI_U_D
3982
/* 5956 */    MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 5971
3983
/* 5961 */    MCD_OPC_CheckPredicate, 30, 124, 43, 0, // Skip to: 17098
3984
/* 5966 */    MCD_OPC_Decode, 189, 15, 253, 1, // Opcode: LDI_B
3985
/* 5971 */    MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 5986
3986
/* 5976 */    MCD_OPC_CheckPredicate, 30, 109, 43, 0, // Skip to: 17098
3987
/* 5981 */    MCD_OPC_Decode, 191, 15, 254, 1, // Opcode: LDI_H
3988
/* 5986 */    MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 6001
3989
/* 5991 */    MCD_OPC_CheckPredicate, 30, 94, 43, 0, // Skip to: 17098
3990
/* 5996 */    MCD_OPC_Decode, 192, 15, 255, 1, // Opcode: LDI_W
3991
/* 6001 */    MCD_OPC_FilterValue, 27, 84, 43, 0, // Skip to: 17098
3992
/* 6006 */    MCD_OPC_CheckPredicate, 30, 79, 43, 0, // Skip to: 17098
3993
/* 6011 */    MCD_OPC_Decode, 190, 15, 128, 2, // Opcode: LDI_D
3994
/* 6016 */    MCD_OPC_FilterValue, 9, 155, 2, 0, // Skip to: 6688
3995
/* 6021 */    MCD_OPC_ExtractField, 22, 4,  // Inst{25-22} ...
3996
/* 6024 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6039
3997
/* 6029 */    MCD_OPC_CheckPredicate, 30, 56, 43, 0, // Skip to: 17098
3998
/* 6034 */    MCD_OPC_Decode, 226, 21, 129, 2, // Opcode: SLLI_D
3999
/* 6039 */    MCD_OPC_FilterValue, 1, 63, 0, 0, // Skip to: 6107
4000
/* 6044 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4001
/* 6047 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6062
4002
/* 6052 */    MCD_OPC_CheckPredicate, 30, 33, 43, 0, // Skip to: 17098
4003
/* 6057 */    MCD_OPC_Decode, 228, 21, 251, 1, // Opcode: SLLI_W
4004
/* 6062 */    MCD_OPC_FilterValue, 1, 23, 43, 0, // Skip to: 17098
4005
/* 6067 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4006
/* 6070 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6085
4007
/* 6075 */    MCD_OPC_CheckPredicate, 30, 10, 43, 0, // Skip to: 17098
4008
/* 6080 */    MCD_OPC_Decode, 227, 21, 130, 2, // Opcode: SLLI_H
4009
/* 6085 */    MCD_OPC_FilterValue, 1, 0, 43, 0, // Skip to: 17098
4010
/* 6090 */    MCD_OPC_CheckPredicate, 30, 251, 42, 0, // Skip to: 17098
4011
/* 6095 */    MCD_OPC_CheckField, 19, 1, 0, 244, 42, 0, // Skip to: 17098
4012
/* 6102 */    MCD_OPC_Decode, 225, 21, 131, 2, // Opcode: SLLI_B
4013
/* 6107 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 6122
4014
/* 6112 */    MCD_OPC_CheckPredicate, 30, 229, 42, 0, // Skip to: 17098
4015
/* 6117 */    MCD_OPC_Decode, 140, 22, 129, 2, // Opcode: SRAI_D
4016
/* 6122 */    MCD_OPC_FilterValue, 3, 63, 0, 0, // Skip to: 6190
4017
/* 6127 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4018
/* 6130 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6145
4019
/* 6135 */    MCD_OPC_CheckPredicate, 30, 206, 42, 0, // Skip to: 17098
4020
/* 6140 */    MCD_OPC_Decode, 142, 22, 251, 1, // Opcode: SRAI_W
4021
/* 6145 */    MCD_OPC_FilterValue, 1, 196, 42, 0, // Skip to: 17098
4022
/* 6150 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4023
/* 6153 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6168
4024
/* 6158 */    MCD_OPC_CheckPredicate, 30, 183, 42, 0, // Skip to: 17098
4025
/* 6163 */    MCD_OPC_Decode, 141, 22, 130, 2, // Opcode: SRAI_H
4026
/* 6168 */    MCD_OPC_FilterValue, 1, 173, 42, 0, // Skip to: 17098
4027
/* 6173 */    MCD_OPC_CheckPredicate, 30, 168, 42, 0, // Skip to: 17098
4028
/* 6178 */    MCD_OPC_CheckField, 19, 1, 0, 161, 42, 0, // Skip to: 17098
4029
/* 6185 */    MCD_OPC_Decode, 139, 22, 131, 2, // Opcode: SRAI_B
4030
/* 6190 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 6205
4031
/* 6195 */    MCD_OPC_CheckPredicate, 30, 146, 42, 0, // Skip to: 17098
4032
/* 6200 */    MCD_OPC_Decode, 165, 22, 129, 2, // Opcode: SRLI_D
4033
/* 6205 */    MCD_OPC_FilterValue, 5, 63, 0, 0, // Skip to: 6273
4034
/* 6210 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4035
/* 6213 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6228
4036
/* 6218 */    MCD_OPC_CheckPredicate, 30, 123, 42, 0, // Skip to: 17098
4037
/* 6223 */    MCD_OPC_Decode, 167, 22, 251, 1, // Opcode: SRLI_W
4038
/* 6228 */    MCD_OPC_FilterValue, 1, 113, 42, 0, // Skip to: 17098
4039
/* 6233 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4040
/* 6236 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6251
4041
/* 6241 */    MCD_OPC_CheckPredicate, 30, 100, 42, 0, // Skip to: 17098
4042
/* 6246 */    MCD_OPC_Decode, 166, 22, 130, 2, // Opcode: SRLI_H
4043
/* 6251 */    MCD_OPC_FilterValue, 1, 90, 42, 0, // Skip to: 17098
4044
/* 6256 */    MCD_OPC_CheckPredicate, 30, 85, 42, 0, // Skip to: 17098
4045
/* 6261 */    MCD_OPC_CheckField, 19, 1, 0, 78, 42, 0, // Skip to: 17098
4046
/* 6268 */    MCD_OPC_Decode, 164, 22, 131, 2, // Opcode: SRLI_B
4047
/* 6273 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 6288
4048
/* 6278 */    MCD_OPC_CheckPredicate, 30, 63, 42, 0, // Skip to: 17098
4049
/* 6283 */    MCD_OPC_Decode, 179, 7, 129, 2, // Opcode: BCLRI_D
4050
/* 6288 */    MCD_OPC_FilterValue, 7, 63, 0, 0, // Skip to: 6356
4051
/* 6293 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4052
/* 6296 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6311
4053
/* 6301 */    MCD_OPC_CheckPredicate, 30, 40, 42, 0, // Skip to: 17098
4054
/* 6306 */    MCD_OPC_Decode, 181, 7, 251, 1, // Opcode: BCLRI_W
4055
/* 6311 */    MCD_OPC_FilterValue, 1, 30, 42, 0, // Skip to: 17098
4056
/* 6316 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4057
/* 6319 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6334
4058
/* 6324 */    MCD_OPC_CheckPredicate, 30, 17, 42, 0, // Skip to: 17098
4059
/* 6329 */    MCD_OPC_Decode, 180, 7, 130, 2, // Opcode: BCLRI_H
4060
/* 6334 */    MCD_OPC_FilterValue, 1, 7, 42, 0, // Skip to: 17098
4061
/* 6339 */    MCD_OPC_CheckPredicate, 30, 2, 42, 0, // Skip to: 17098
4062
/* 6344 */    MCD_OPC_CheckField, 19, 1, 0, 251, 41, 0, // Skip to: 17098
4063
/* 6351 */    MCD_OPC_Decode, 178, 7, 131, 2, // Opcode: BCLRI_B
4064
/* 6356 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 6371
4065
/* 6361 */    MCD_OPC_CheckPredicate, 30, 236, 41, 0, // Skip to: 17098
4066
/* 6366 */    MCD_OPC_Decode, 222, 8, 129, 2, // Opcode: BSETI_D
4067
/* 6371 */    MCD_OPC_FilterValue, 9, 63, 0, 0, // Skip to: 6439
4068
/* 6376 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4069
/* 6379 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6394
4070
/* 6384 */    MCD_OPC_CheckPredicate, 30, 213, 41, 0, // Skip to: 17098
4071
/* 6389 */    MCD_OPC_Decode, 224, 8, 251, 1, // Opcode: BSETI_W
4072
/* 6394 */    MCD_OPC_FilterValue, 1, 203, 41, 0, // Skip to: 17098
4073
/* 6399 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4074
/* 6402 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6417
4075
/* 6407 */    MCD_OPC_CheckPredicate, 30, 190, 41, 0, // Skip to: 17098
4076
/* 6412 */    MCD_OPC_Decode, 223, 8, 130, 2, // Opcode: BSETI_H
4077
/* 6417 */    MCD_OPC_FilterValue, 1, 180, 41, 0, // Skip to: 17098
4078
/* 6422 */    MCD_OPC_CheckPredicate, 30, 175, 41, 0, // Skip to: 17098
4079
/* 6427 */    MCD_OPC_CheckField, 19, 1, 0, 168, 41, 0, // Skip to: 17098
4080
/* 6434 */    MCD_OPC_Decode, 221, 8, 131, 2, // Opcode: BSETI_B
4081
/* 6439 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 6454
4082
/* 6444 */    MCD_OPC_CheckPredicate, 30, 153, 41, 0, // Skip to: 17098
4083
/* 6449 */    MCD_OPC_Decode, 179, 8, 129, 2, // Opcode: BNEGI_D
4084
/* 6454 */    MCD_OPC_FilterValue, 11, 63, 0, 0, // Skip to: 6522
4085
/* 6459 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4086
/* 6462 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6477
4087
/* 6467 */    MCD_OPC_CheckPredicate, 30, 130, 41, 0, // Skip to: 17098
4088
/* 6472 */    MCD_OPC_Decode, 181, 8, 251, 1, // Opcode: BNEGI_W
4089
/* 6477 */    MCD_OPC_FilterValue, 1, 120, 41, 0, // Skip to: 17098
4090
/* 6482 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4091
/* 6485 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6500
4092
/* 6490 */    MCD_OPC_CheckPredicate, 30, 107, 41, 0, // Skip to: 17098
4093
/* 6495 */    MCD_OPC_Decode, 180, 8, 130, 2, // Opcode: BNEGI_H
4094
/* 6500 */    MCD_OPC_FilterValue, 1, 97, 41, 0, // Skip to: 17098
4095
/* 6505 */    MCD_OPC_CheckPredicate, 30, 92, 41, 0, // Skip to: 17098
4096
/* 6510 */    MCD_OPC_CheckField, 19, 1, 0, 85, 41, 0, // Skip to: 17098
4097
/* 6517 */    MCD_OPC_Decode, 178, 8, 131, 2, // Opcode: BNEGI_B
4098
/* 6522 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 6537
4099
/* 6527 */    MCD_OPC_CheckPredicate, 30, 70, 41, 0, // Skip to: 17098
4100
/* 6532 */    MCD_OPC_Decode, 242, 7, 132, 2, // Opcode: BINSLI_D
4101
/* 6537 */    MCD_OPC_FilterValue, 13, 63, 0, 0, // Skip to: 6605
4102
/* 6542 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4103
/* 6545 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6560
4104
/* 6550 */    MCD_OPC_CheckPredicate, 30, 47, 41, 0, // Skip to: 17098
4105
/* 6555 */    MCD_OPC_Decode, 244, 7, 133, 2, // Opcode: BINSLI_W
4106
/* 6560 */    MCD_OPC_FilterValue, 1, 37, 41, 0, // Skip to: 17098
4107
/* 6565 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4108
/* 6568 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6583
4109
/* 6573 */    MCD_OPC_CheckPredicate, 30, 24, 41, 0, // Skip to: 17098
4110
/* 6578 */    MCD_OPC_Decode, 243, 7, 134, 2, // Opcode: BINSLI_H
4111
/* 6583 */    MCD_OPC_FilterValue, 1, 14, 41, 0, // Skip to: 17098
4112
/* 6588 */    MCD_OPC_CheckPredicate, 30, 9, 41, 0, // Skip to: 17098
4113
/* 6593 */    MCD_OPC_CheckField, 19, 1, 0, 2, 41, 0, // Skip to: 17098
4114
/* 6600 */    MCD_OPC_Decode, 241, 7, 135, 2, // Opcode: BINSLI_B
4115
/* 6605 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 6620
4116
/* 6610 */    MCD_OPC_CheckPredicate, 30, 243, 40, 0, // Skip to: 17098
4117
/* 6615 */    MCD_OPC_Decode, 250, 7, 132, 2, // Opcode: BINSRI_D
4118
/* 6620 */    MCD_OPC_FilterValue, 15, 233, 40, 0, // Skip to: 17098
4119
/* 6625 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4120
/* 6628 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6643
4121
/* 6633 */    MCD_OPC_CheckPredicate, 30, 220, 40, 0, // Skip to: 17098
4122
/* 6638 */    MCD_OPC_Decode, 252, 7, 133, 2, // Opcode: BINSRI_W
4123
/* 6643 */    MCD_OPC_FilterValue, 1, 210, 40, 0, // Skip to: 17098
4124
/* 6648 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4125
/* 6651 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6666
4126
/* 6656 */    MCD_OPC_CheckPredicate, 30, 197, 40, 0, // Skip to: 17098
4127
/* 6661 */    MCD_OPC_Decode, 251, 7, 134, 2, // Opcode: BINSRI_H
4128
/* 6666 */    MCD_OPC_FilterValue, 1, 187, 40, 0, // Skip to: 17098
4129
/* 6671 */    MCD_OPC_CheckPredicate, 30, 182, 40, 0, // Skip to: 17098
4130
/* 6676 */    MCD_OPC_CheckField, 19, 1, 0, 175, 40, 0, // Skip to: 17098
4131
/* 6683 */    MCD_OPC_Decode, 249, 7, 135, 2, // Opcode: BINSRI_B
4132
/* 6688 */    MCD_OPC_FilterValue, 10, 79, 1, 0, // Skip to: 7028
4133
/* 6693 */    MCD_OPC_ExtractField, 22, 4,  // Inst{25-22} ...
4134
/* 6696 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6711
4135
/* 6701 */    MCD_OPC_CheckPredicate, 30, 152, 40, 0, // Skip to: 17098
4136
/* 6706 */    MCD_OPC_Decode, 184, 20, 129, 2, // Opcode: SAT_S_D
4137
/* 6711 */    MCD_OPC_FilterValue, 1, 63, 0, 0, // Skip to: 6779
4138
/* 6716 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4139
/* 6719 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6734
4140
/* 6724 */    MCD_OPC_CheckPredicate, 30, 129, 40, 0, // Skip to: 17098
4141
/* 6729 */    MCD_OPC_Decode, 186, 20, 251, 1, // Opcode: SAT_S_W
4142
/* 6734 */    MCD_OPC_FilterValue, 1, 119, 40, 0, // Skip to: 17098
4143
/* 6739 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4144
/* 6742 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6757
4145
/* 6747 */    MCD_OPC_CheckPredicate, 30, 106, 40, 0, // Skip to: 17098
4146
/* 6752 */    MCD_OPC_Decode, 185, 20, 130, 2, // Opcode: SAT_S_H
4147
/* 6757 */    MCD_OPC_FilterValue, 1, 96, 40, 0, // Skip to: 17098
4148
/* 6762 */    MCD_OPC_CheckPredicate, 30, 91, 40, 0, // Skip to: 17098
4149
/* 6767 */    MCD_OPC_CheckField, 19, 1, 0, 84, 40, 0, // Skip to: 17098
4150
/* 6774 */    MCD_OPC_Decode, 183, 20, 131, 2, // Opcode: SAT_S_B
4151
/* 6779 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 6794
4152
/* 6784 */    MCD_OPC_CheckPredicate, 30, 69, 40, 0, // Skip to: 17098
4153
/* 6789 */    MCD_OPC_Decode, 188, 20, 129, 2, // Opcode: SAT_U_D
4154
/* 6794 */    MCD_OPC_FilterValue, 3, 63, 0, 0, // Skip to: 6862
4155
/* 6799 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4156
/* 6802 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6817
4157
/* 6807 */    MCD_OPC_CheckPredicate, 30, 46, 40, 0, // Skip to: 17098
4158
/* 6812 */    MCD_OPC_Decode, 190, 20, 251, 1, // Opcode: SAT_U_W
4159
/* 6817 */    MCD_OPC_FilterValue, 1, 36, 40, 0, // Skip to: 17098
4160
/* 6822 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4161
/* 6825 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6840
4162
/* 6830 */    MCD_OPC_CheckPredicate, 30, 23, 40, 0, // Skip to: 17098
4163
/* 6835 */    MCD_OPC_Decode, 189, 20, 130, 2, // Opcode: SAT_U_H
4164
/* 6840 */    MCD_OPC_FilterValue, 1, 13, 40, 0, // Skip to: 17098
4165
/* 6845 */    MCD_OPC_CheckPredicate, 30, 8, 40, 0, // Skip to: 17098
4166
/* 6850 */    MCD_OPC_CheckField, 19, 1, 0, 1, 40, 0, // Skip to: 17098
4167
/* 6857 */    MCD_OPC_Decode, 187, 20, 131, 2, // Opcode: SAT_U_B
4168
/* 6862 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 6877
4169
/* 6867 */    MCD_OPC_CheckPredicate, 30, 242, 39, 0, // Skip to: 17098
4170
/* 6872 */    MCD_OPC_Decode, 144, 22, 129, 2, // Opcode: SRARI_D
4171
/* 6877 */    MCD_OPC_FilterValue, 5, 63, 0, 0, // Skip to: 6945
4172
/* 6882 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4173
/* 6885 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6900
4174
/* 6890 */    MCD_OPC_CheckPredicate, 30, 219, 39, 0, // Skip to: 17098
4175
/* 6895 */    MCD_OPC_Decode, 146, 22, 251, 1, // Opcode: SRARI_W
4176
/* 6900 */    MCD_OPC_FilterValue, 1, 209, 39, 0, // Skip to: 17098
4177
/* 6905 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4178
/* 6908 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6923
4179
/* 6913 */    MCD_OPC_CheckPredicate, 30, 196, 39, 0, // Skip to: 17098
4180
/* 6918 */    MCD_OPC_Decode, 145, 22, 130, 2, // Opcode: SRARI_H
4181
/* 6923 */    MCD_OPC_FilterValue, 1, 186, 39, 0, // Skip to: 17098
4182
/* 6928 */    MCD_OPC_CheckPredicate, 30, 181, 39, 0, // Skip to: 17098
4183
/* 6933 */    MCD_OPC_CheckField, 19, 1, 0, 174, 39, 0, // Skip to: 17098
4184
/* 6940 */    MCD_OPC_Decode, 143, 22, 131, 2, // Opcode: SRARI_B
4185
/* 6945 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 6960
4186
/* 6950 */    MCD_OPC_CheckPredicate, 30, 159, 39, 0, // Skip to: 17098
4187
/* 6955 */    MCD_OPC_Decode, 169, 22, 129, 2, // Opcode: SRLRI_D
4188
/* 6960 */    MCD_OPC_FilterValue, 7, 149, 39, 0, // Skip to: 17098
4189
/* 6965 */    MCD_OPC_ExtractField, 21, 1,  // Inst{21} ...
4190
/* 6968 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 6983
4191
/* 6973 */    MCD_OPC_CheckPredicate, 30, 136, 39, 0, // Skip to: 17098
4192
/* 6978 */    MCD_OPC_Decode, 171, 22, 251, 1, // Opcode: SRLRI_W
4193
/* 6983 */    MCD_OPC_FilterValue, 1, 126, 39, 0, // Skip to: 17098
4194
/* 6988 */    MCD_OPC_ExtractField, 20, 1,  // Inst{20} ...
4195
/* 6991 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 7006
4196
/* 6996 */    MCD_OPC_CheckPredicate, 30, 113, 39, 0, // Skip to: 17098
4197
/* 7001 */    MCD_OPC_Decode, 170, 22, 130, 2, // Opcode: SRLRI_H
4198
/* 7006 */    MCD_OPC_FilterValue, 1, 103, 39, 0, // Skip to: 17098
4199
/* 7011 */    MCD_OPC_CheckPredicate, 30, 98, 39, 0, // Skip to: 17098
4200
/* 7016 */    MCD_OPC_CheckField, 19, 1, 0, 91, 39, 0, // Skip to: 17098
4201
/* 7023 */    MCD_OPC_Decode, 168, 22, 131, 2, // Opcode: SRLRI_B
4202
/* 7028 */    MCD_OPC_FilterValue, 13, 227, 1, 0, // Skip to: 7516
4203
/* 7033 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
4204
/* 7036 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 7051
4205
/* 7041 */    MCD_OPC_CheckPredicate, 30, 68, 39, 0, // Skip to: 17098
4206
/* 7046 */    MCD_OPC_Decode, 232, 21, 136, 2, // Opcode: SLL_B
4207
/* 7051 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 7066
4208
/* 7056 */    MCD_OPC_CheckPredicate, 30, 53, 39, 0, // Skip to: 17098
4209
/* 7061 */    MCD_OPC_Decode, 234, 21, 137, 2, // Opcode: SLL_H
4210
/* 7066 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 7081
4211
/* 7071 */    MCD_OPC_CheckPredicate, 30, 38, 39, 0, // Skip to: 17098
4212
/* 7076 */    MCD_OPC_Decode, 238, 21, 138, 2, // Opcode: SLL_W
4213
/* 7081 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 7096
4214
/* 7086 */    MCD_OPC_CheckPredicate, 30, 23, 39, 0, // Skip to: 17098
4215
/* 7091 */    MCD_OPC_Decode, 233, 21, 139, 2, // Opcode: SLL_D
4216
/* 7096 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 7111
4217
/* 7101 */    MCD_OPC_CheckPredicate, 30, 8, 39, 0, // Skip to: 17098
4218
/* 7106 */    MCD_OPC_Decode, 154, 22, 136, 2, // Opcode: SRA_B
4219
/* 7111 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 7126
4220
/* 7116 */    MCD_OPC_CheckPredicate, 30, 249, 38, 0, // Skip to: 17098
4221
/* 7121 */    MCD_OPC_Decode, 156, 22, 137, 2, // Opcode: SRA_H
4222
/* 7126 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 7141
4223
/* 7131 */    MCD_OPC_CheckPredicate, 30, 234, 38, 0, // Skip to: 17098
4224
/* 7136 */    MCD_OPC_Decode, 159, 22, 138, 2, // Opcode: SRA_W
4225
/* 7141 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 7156
4226
/* 7146 */    MCD_OPC_CheckPredicate, 30, 219, 38, 0, // Skip to: 17098
4227
/* 7151 */    MCD_OPC_Decode, 155, 22, 139, 2, // Opcode: SRA_D
4228
/* 7156 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 7171
4229
/* 7161 */    MCD_OPC_CheckPredicate, 30, 204, 38, 0, // Skip to: 17098
4230
/* 7166 */    MCD_OPC_Decode, 179, 22, 136, 2, // Opcode: SRL_B
4231
/* 7171 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 7186
4232
/* 7176 */    MCD_OPC_CheckPredicate, 30, 189, 38, 0, // Skip to: 17098
4233
/* 7181 */    MCD_OPC_Decode, 181, 22, 137, 2, // Opcode: SRL_H
4234
/* 7186 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 7201
4235
/* 7191 */    MCD_OPC_CheckPredicate, 30, 174, 38, 0, // Skip to: 17098
4236
/* 7196 */    MCD_OPC_Decode, 184, 22, 138, 2, // Opcode: SRL_W
4237
/* 7201 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 7216
4238
/* 7206 */    MCD_OPC_CheckPredicate, 30, 159, 38, 0, // Skip to: 17098
4239
/* 7211 */    MCD_OPC_Decode, 180, 22, 139, 2, // Opcode: SRL_D
4240
/* 7216 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 7231
4241
/* 7221 */    MCD_OPC_CheckPredicate, 30, 144, 38, 0, // Skip to: 17098
4242
/* 7226 */    MCD_OPC_Decode, 182, 7, 136, 2, // Opcode: BCLR_B
4243
/* 7231 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 7246
4244
/* 7236 */    MCD_OPC_CheckPredicate, 30, 129, 38, 0, // Skip to: 17098
4245
/* 7241 */    MCD_OPC_Decode, 184, 7, 137, 2, // Opcode: BCLR_H
4246
/* 7246 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 7261
4247
/* 7251 */    MCD_OPC_CheckPredicate, 30, 114, 38, 0, // Skip to: 17098
4248
/* 7256 */    MCD_OPC_Decode, 185, 7, 138, 2, // Opcode: BCLR_W
4249
/* 7261 */    MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 7276
4250
/* 7266 */    MCD_OPC_CheckPredicate, 30, 99, 38, 0, // Skip to: 17098
4251
/* 7271 */    MCD_OPC_Decode, 183, 7, 139, 2, // Opcode: BCLR_D
4252
/* 7276 */    MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 7291
4253
/* 7281 */    MCD_OPC_CheckPredicate, 30, 84, 38, 0, // Skip to: 17098
4254
/* 7286 */    MCD_OPC_Decode, 225, 8, 136, 2, // Opcode: BSET_B
4255
/* 7291 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 7306
4256
/* 7296 */    MCD_OPC_CheckPredicate, 30, 69, 38, 0, // Skip to: 17098
4257
/* 7301 */    MCD_OPC_Decode, 227, 8, 137, 2, // Opcode: BSET_H
4258
/* 7306 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 7321
4259
/* 7311 */    MCD_OPC_CheckPredicate, 30, 54, 38, 0, // Skip to: 17098
4260
/* 7316 */    MCD_OPC_Decode, 228, 8, 138, 2, // Opcode: BSET_W
4261
/* 7321 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 7336
4262
/* 7326 */    MCD_OPC_CheckPredicate, 30, 39, 38, 0, // Skip to: 17098
4263
/* 7331 */    MCD_OPC_Decode, 226, 8, 139, 2, // Opcode: BSET_D
4264
/* 7336 */    MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 7351
4265
/* 7341 */    MCD_OPC_CheckPredicate, 30, 24, 38, 0, // Skip to: 17098
4266
/* 7346 */    MCD_OPC_Decode, 182, 8, 136, 2, // Opcode: BNEG_B
4267
/* 7351 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 7366
4268
/* 7356 */    MCD_OPC_CheckPredicate, 30, 9, 38, 0, // Skip to: 17098
4269
/* 7361 */    MCD_OPC_Decode, 184, 8, 137, 2, // Opcode: BNEG_H
4270
/* 7366 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 7381
4271
/* 7371 */    MCD_OPC_CheckPredicate, 30, 250, 37, 0, // Skip to: 17098
4272
/* 7376 */    MCD_OPC_Decode, 185, 8, 138, 2, // Opcode: BNEG_W
4273
/* 7381 */    MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 7396
4274
/* 7386 */    MCD_OPC_CheckPredicate, 30, 235, 37, 0, // Skip to: 17098
4275
/* 7391 */    MCD_OPC_Decode, 183, 8, 139, 2, // Opcode: BNEG_D
4276
/* 7396 */    MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 7411
4277
/* 7401 */    MCD_OPC_CheckPredicate, 30, 220, 37, 0, // Skip to: 17098
4278
/* 7406 */    MCD_OPC_Decode, 245, 7, 140, 2, // Opcode: BINSL_B
4279
/* 7411 */    MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 7426
4280
/* 7416 */    MCD_OPC_CheckPredicate, 30, 205, 37, 0, // Skip to: 17098
4281
/* 7421 */    MCD_OPC_Decode, 247, 7, 141, 2, // Opcode: BINSL_H
4282
/* 7426 */    MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 7441
4283
/* 7431 */    MCD_OPC_CheckPredicate, 30, 190, 37, 0, // Skip to: 17098
4284
/* 7436 */    MCD_OPC_Decode, 248, 7, 142, 2, // Opcode: BINSL_W
4285
/* 7441 */    MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 7456
4286
/* 7446 */    MCD_OPC_CheckPredicate, 30, 175, 37, 0, // Skip to: 17098
4287
/* 7451 */    MCD_OPC_Decode, 246, 7, 143, 2, // Opcode: BINSL_D
4288
/* 7456 */    MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 7471
4289
/* 7461 */    MCD_OPC_CheckPredicate, 30, 160, 37, 0, // Skip to: 17098
4290
/* 7466 */    MCD_OPC_Decode, 253, 7, 140, 2, // Opcode: BINSR_B
4291
/* 7471 */    MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 7486
4292
/* 7476 */    MCD_OPC_CheckPredicate, 30, 145, 37, 0, // Skip to: 17098
4293
/* 7481 */    MCD_OPC_Decode, 255, 7, 141, 2, // Opcode: BINSR_H
4294
/* 7486 */    MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 7501
4295
/* 7491 */    MCD_OPC_CheckPredicate, 30, 130, 37, 0, // Skip to: 17098
4296
/* 7496 */    MCD_OPC_Decode, 128, 8, 142, 2, // Opcode: BINSR_W
4297
/* 7501 */    MCD_OPC_FilterValue, 31, 120, 37, 0, // Skip to: 17098
4298
/* 7506 */    MCD_OPC_CheckPredicate, 30, 115, 37, 0, // Skip to: 17098
4299
/* 7511 */    MCD_OPC_Decode, 254, 7, 143, 2, // Opcode: BINSR_D
4300
/* 7516 */    MCD_OPC_FilterValue, 14, 227, 1, 0, // Skip to: 8004
4301
/* 7521 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
4302
/* 7524 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 7539
4303
/* 7529 */    MCD_OPC_CheckPredicate, 30, 92, 37, 0, // Skip to: 17098
4304
/* 7534 */    MCD_OPC_Decode, 189, 6, 136, 2, // Opcode: ADDV_B
4305
/* 7539 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 7554
4306
/* 7544 */    MCD_OPC_CheckPredicate, 30, 77, 37, 0, // Skip to: 17098
4307
/* 7549 */    MCD_OPC_Decode, 191, 6, 137, 2, // Opcode: ADDV_H
4308
/* 7554 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 7569
4309
/* 7559 */    MCD_OPC_CheckPredicate, 30, 62, 37, 0, // Skip to: 17098
4310
/* 7564 */    MCD_OPC_Decode, 192, 6, 138, 2, // Opcode: ADDV_W
4311
/* 7569 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 7584
4312
/* 7574 */    MCD_OPC_CheckPredicate, 30, 47, 37, 0, // Skip to: 17098
4313
/* 7579 */    MCD_OPC_Decode, 190, 6, 139, 2, // Opcode: ADDV_D
4314
/* 7584 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 7599
4315
/* 7589 */    MCD_OPC_CheckPredicate, 30, 32, 37, 0, // Skip to: 17098
4316
/* 7594 */    MCD_OPC_Decode, 242, 22, 136, 2, // Opcode: SUBV_B
4317
/* 7599 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 7614
4318
/* 7604 */    MCD_OPC_CheckPredicate, 30, 17, 37, 0, // Skip to: 17098
4319
/* 7609 */    MCD_OPC_Decode, 244, 22, 137, 2, // Opcode: SUBV_H
4320
/* 7614 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 7629
4321
/* 7619 */    MCD_OPC_CheckPredicate, 30, 2, 37, 0, // Skip to: 17098
4322
/* 7624 */    MCD_OPC_Decode, 245, 22, 138, 2, // Opcode: SUBV_W
4323
/* 7629 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 7644
4324
/* 7634 */    MCD_OPC_CheckPredicate, 30, 243, 36, 0, // Skip to: 17098
4325
/* 7639 */    MCD_OPC_Decode, 243, 22, 139, 2, // Opcode: SUBV_D
4326
/* 7644 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 7659
4327
/* 7649 */    MCD_OPC_CheckPredicate, 30, 228, 36, 0, // Skip to: 17098
4328
/* 7654 */    MCD_OPC_Decode, 247, 16, 136, 2, // Opcode: MAX_S_B
4329
/* 7659 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 7674
4330
/* 7664 */    MCD_OPC_CheckPredicate, 30, 213, 36, 0, // Skip to: 17098
4331
/* 7669 */    MCD_OPC_Decode, 249, 16, 137, 2, // Opcode: MAX_S_H
4332
/* 7674 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 7689
4333
/* 7679 */    MCD_OPC_CheckPredicate, 30, 198, 36, 0, // Skip to: 17098
4334
/* 7684 */    MCD_OPC_Decode, 251, 16, 138, 2, // Opcode: MAX_S_W
4335
/* 7689 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 7704
4336
/* 7694 */    MCD_OPC_CheckPredicate, 30, 183, 36, 0, // Skip to: 17098
4337
/* 7699 */    MCD_OPC_Decode, 248, 16, 139, 2, // Opcode: MAX_S_D
4338
/* 7704 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 7719
4339
/* 7709 */    MCD_OPC_CheckPredicate, 30, 168, 36, 0, // Skip to: 17098
4340
/* 7714 */    MCD_OPC_Decode, 252, 16, 136, 2, // Opcode: MAX_U_B
4341
/* 7719 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 7734
4342
/* 7724 */    MCD_OPC_CheckPredicate, 30, 153, 36, 0, // Skip to: 17098
4343
/* 7729 */    MCD_OPC_Decode, 254, 16, 137, 2, // Opcode: MAX_U_H
4344
/* 7734 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 7749
4345
/* 7739 */    MCD_OPC_CheckPredicate, 30, 138, 36, 0, // Skip to: 17098
4346
/* 7744 */    MCD_OPC_Decode, 255, 16, 138, 2, // Opcode: MAX_U_W
4347
/* 7749 */    MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 7764
4348
/* 7754 */    MCD_OPC_CheckPredicate, 30, 123, 36, 0, // Skip to: 17098
4349
/* 7759 */    MCD_OPC_Decode, 253, 16, 139, 2, // Opcode: MAX_U_D
4350
/* 7764 */    MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 7779
4351
/* 7769 */    MCD_OPC_CheckPredicate, 30, 108, 36, 0, // Skip to: 17098
4352
/* 7774 */    MCD_OPC_Decode, 183, 17, 136, 2, // Opcode: MIN_S_B
4353
/* 7779 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 7794
4354
/* 7784 */    MCD_OPC_CheckPredicate, 30, 93, 36, 0, // Skip to: 17098
4355
/* 7789 */    MCD_OPC_Decode, 185, 17, 137, 2, // Opcode: MIN_S_H
4356
/* 7794 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 7809
4357
/* 7799 */    MCD_OPC_CheckPredicate, 30, 78, 36, 0, // Skip to: 17098
4358
/* 7804 */    MCD_OPC_Decode, 187, 17, 138, 2, // Opcode: MIN_S_W
4359
/* 7809 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 7824
4360
/* 7814 */    MCD_OPC_CheckPredicate, 30, 63, 36, 0, // Skip to: 17098
4361
/* 7819 */    MCD_OPC_Decode, 184, 17, 139, 2, // Opcode: MIN_S_D
4362
/* 7824 */    MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 7839
4363
/* 7829 */    MCD_OPC_CheckPredicate, 30, 48, 36, 0, // Skip to: 17098
4364
/* 7834 */    MCD_OPC_Decode, 188, 17, 136, 2, // Opcode: MIN_U_B
4365
/* 7839 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 7854
4366
/* 7844 */    MCD_OPC_CheckPredicate, 30, 33, 36, 0, // Skip to: 17098
4367
/* 7849 */    MCD_OPC_Decode, 190, 17, 137, 2, // Opcode: MIN_U_H
4368
/* 7854 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 7869
4369
/* 7859 */    MCD_OPC_CheckPredicate, 30, 18, 36, 0, // Skip to: 17098
4370
/* 7864 */    MCD_OPC_Decode, 191, 17, 138, 2, // Opcode: MIN_U_W
4371
/* 7869 */    MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 7884
4372
/* 7874 */    MCD_OPC_CheckPredicate, 30, 3, 36, 0, // Skip to: 17098
4373
/* 7879 */    MCD_OPC_Decode, 189, 17, 139, 2, // Opcode: MIN_U_D
4374
/* 7884 */    MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 7899
4375
/* 7889 */    MCD_OPC_CheckPredicate, 30, 244, 35, 0, // Skip to: 17098
4376
/* 7894 */    MCD_OPC_Decode, 240, 16, 136, 2, // Opcode: MAX_A_B
4377
/* 7899 */    MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 7914
4378
/* 7904 */    MCD_OPC_CheckPredicate, 30, 229, 35, 0, // Skip to: 17098
4379
/* 7909 */    MCD_OPC_Decode, 242, 16, 137, 2, // Opcode: MAX_A_H
4380
/* 7914 */    MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 7929
4381
/* 7919 */    MCD_OPC_CheckPredicate, 30, 214, 35, 0, // Skip to: 17098
4382
/* 7924 */    MCD_OPC_Decode, 243, 16, 138, 2, // Opcode: MAX_A_W
4383
/* 7929 */    MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 7944
4384
/* 7934 */    MCD_OPC_CheckPredicate, 30, 199, 35, 0, // Skip to: 17098
4385
/* 7939 */    MCD_OPC_Decode, 241, 16, 139, 2, // Opcode: MAX_A_D
4386
/* 7944 */    MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 7959
4387
/* 7949 */    MCD_OPC_CheckPredicate, 30, 184, 35, 0, // Skip to: 17098
4388
/* 7954 */    MCD_OPC_Decode, 176, 17, 136, 2, // Opcode: MIN_A_B
4389
/* 7959 */    MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 7974
4390
/* 7964 */    MCD_OPC_CheckPredicate, 30, 169, 35, 0, // Skip to: 17098
4391
/* 7969 */    MCD_OPC_Decode, 178, 17, 137, 2, // Opcode: MIN_A_H
4392
/* 7974 */    MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 7989
4393
/* 7979 */    MCD_OPC_CheckPredicate, 30, 154, 35, 0, // Skip to: 17098
4394
/* 7984 */    MCD_OPC_Decode, 179, 17, 138, 2, // Opcode: MIN_A_W
4395
/* 7989 */    MCD_OPC_FilterValue, 31, 144, 35, 0, // Skip to: 17098
4396
/* 7994 */    MCD_OPC_CheckPredicate, 30, 139, 35, 0, // Skip to: 17098
4397
/* 7999 */    MCD_OPC_Decode, 177, 17, 139, 2, // Opcode: MIN_A_D
4398
/* 8004 */    MCD_OPC_FilterValue, 15, 47, 1, 0, // Skip to: 8312
4399
/* 8009 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
4400
/* 8012 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 8027
4401
/* 8017 */    MCD_OPC_CheckPredicate, 30, 116, 35, 0, // Skip to: 17098
4402
/* 8022 */    MCD_OPC_Decode, 140, 9, 136, 2, // Opcode: CEQ_B
4403
/* 8027 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 8042
4404
/* 8032 */    MCD_OPC_CheckPredicate, 30, 101, 35, 0, // Skip to: 17098
4405
/* 8037 */    MCD_OPC_Decode, 142, 9, 137, 2, // Opcode: CEQ_H
4406
/* 8042 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 8057
4407
/* 8047 */    MCD_OPC_CheckPredicate, 30, 86, 35, 0, // Skip to: 17098
4408
/* 8052 */    MCD_OPC_Decode, 143, 9, 138, 2, // Opcode: CEQ_W
4409
/* 8057 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 8072
4410
/* 8062 */    MCD_OPC_CheckPredicate, 30, 71, 35, 0, // Skip to: 17098
4411
/* 8067 */    MCD_OPC_Decode, 141, 9, 139, 2, // Opcode: CEQ_D
4412
/* 8072 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 8087
4413
/* 8077 */    MCD_OPC_CheckPredicate, 30, 56, 35, 0, // Skip to: 17098
4414
/* 8082 */    MCD_OPC_Decode, 185, 9, 136, 2, // Opcode: CLT_S_B
4415
/* 8087 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 8102
4416
/* 8092 */    MCD_OPC_CheckPredicate, 30, 41, 35, 0, // Skip to: 17098
4417
/* 8097 */    MCD_OPC_Decode, 187, 9, 137, 2, // Opcode: CLT_S_H
4418
/* 8102 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 8117
4419
/* 8107 */    MCD_OPC_CheckPredicate, 30, 26, 35, 0, // Skip to: 17098
4420
/* 8112 */    MCD_OPC_Decode, 188, 9, 138, 2, // Opcode: CLT_S_W
4421
/* 8117 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 8132
4422
/* 8122 */    MCD_OPC_CheckPredicate, 30, 11, 35, 0, // Skip to: 17098
4423
/* 8127 */    MCD_OPC_Decode, 186, 9, 139, 2, // Opcode: CLT_S_D
4424
/* 8132 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 8147
4425
/* 8137 */    MCD_OPC_CheckPredicate, 30, 252, 34, 0, // Skip to: 17098
4426
/* 8142 */    MCD_OPC_Decode, 189, 9, 136, 2, // Opcode: CLT_U_B
4427
/* 8147 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 8162
4428
/* 8152 */    MCD_OPC_CheckPredicate, 30, 237, 34, 0, // Skip to: 17098
4429
/* 8157 */    MCD_OPC_Decode, 191, 9, 137, 2, // Opcode: CLT_U_H
4430
/* 8162 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 8177
4431
/* 8167 */    MCD_OPC_CheckPredicate, 30, 222, 34, 0, // Skip to: 17098
4432
/* 8172 */    MCD_OPC_Decode, 192, 9, 138, 2, // Opcode: CLT_U_W
4433
/* 8177 */    MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 8192
4434
/* 8182 */    MCD_OPC_CheckPredicate, 30, 207, 34, 0, // Skip to: 17098
4435
/* 8187 */    MCD_OPC_Decode, 190, 9, 139, 2, // Opcode: CLT_U_D
4436
/* 8192 */    MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 8207
4437
/* 8197 */    MCD_OPC_CheckPredicate, 30, 192, 34, 0, // Skip to: 17098
4438
/* 8202 */    MCD_OPC_Decode, 164, 9, 136, 2, // Opcode: CLE_S_B
4439
/* 8207 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 8222
4440
/* 8212 */    MCD_OPC_CheckPredicate, 30, 177, 34, 0, // Skip to: 17098
4441
/* 8217 */    MCD_OPC_Decode, 166, 9, 137, 2, // Opcode: CLE_S_H
4442
/* 8222 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 8237
4443
/* 8227 */    MCD_OPC_CheckPredicate, 30, 162, 34, 0, // Skip to: 17098
4444
/* 8232 */    MCD_OPC_Decode, 167, 9, 138, 2, // Opcode: CLE_S_W
4445
/* 8237 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 8252
4446
/* 8242 */    MCD_OPC_CheckPredicate, 30, 147, 34, 0, // Skip to: 17098
4447
/* 8247 */    MCD_OPC_Decode, 165, 9, 139, 2, // Opcode: CLE_S_D
4448
/* 8252 */    MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 8267
4449
/* 8257 */    MCD_OPC_CheckPredicate, 30, 132, 34, 0, // Skip to: 17098
4450
/* 8262 */    MCD_OPC_Decode, 168, 9, 136, 2, // Opcode: CLE_U_B
4451
/* 8267 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 8282
4452
/* 8272 */    MCD_OPC_CheckPredicate, 30, 117, 34, 0, // Skip to: 17098
4453
/* 8277 */    MCD_OPC_Decode, 170, 9, 137, 2, // Opcode: CLE_U_H
4454
/* 8282 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 8297
4455
/* 8287 */    MCD_OPC_CheckPredicate, 30, 102, 34, 0, // Skip to: 17098
4456
/* 8292 */    MCD_OPC_Decode, 171, 9, 138, 2, // Opcode: CLE_U_W
4457
/* 8297 */    MCD_OPC_FilterValue, 23, 92, 34, 0, // Skip to: 17098
4458
/* 8302 */    MCD_OPC_CheckPredicate, 30, 87, 34, 0, // Skip to: 17098
4459
/* 8307 */    MCD_OPC_Decode, 169, 9, 139, 2, // Opcode: CLE_U_D
4460
/* 8312 */    MCD_OPC_FilterValue, 16, 227, 1, 0, // Skip to: 8800
4461
/* 8317 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
4462
/* 8320 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 8335
4463
/* 8325 */    MCD_OPC_CheckPredicate, 30, 64, 34, 0, // Skip to: 17098
4464
/* 8330 */    MCD_OPC_Decode, 195, 6, 136, 2, // Opcode: ADD_A_B
4465
/* 8335 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 8350
4466
/* 8340 */    MCD_OPC_CheckPredicate, 30, 49, 34, 0, // Skip to: 17098
4467
/* 8345 */    MCD_OPC_Decode, 197, 6, 137, 2, // Opcode: ADD_A_H
4468
/* 8350 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 8365
4469
/* 8355 */    MCD_OPC_CheckPredicate, 30, 34, 34, 0, // Skip to: 17098
4470
/* 8360 */    MCD_OPC_Decode, 198, 6, 138, 2, // Opcode: ADD_A_W
4471
/* 8365 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 8380
4472
/* 8370 */    MCD_OPC_CheckPredicate, 30, 19, 34, 0, // Skip to: 17098
4473
/* 8375 */    MCD_OPC_Decode, 196, 6, 139, 2, // Opcode: ADD_A_D
4474
/* 8380 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 8395
4475
/* 8385 */    MCD_OPC_CheckPredicate, 30, 4, 34, 0, // Skip to: 17098
4476
/* 8390 */    MCD_OPC_Decode, 158, 6, 136, 2, // Opcode: ADDS_A_B
4477
/* 8395 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 8410
4478
/* 8400 */    MCD_OPC_CheckPredicate, 30, 245, 33, 0, // Skip to: 17098
4479
/* 8405 */    MCD_OPC_Decode, 160, 6, 137, 2, // Opcode: ADDS_A_H
4480
/* 8410 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 8425
4481
/* 8415 */    MCD_OPC_CheckPredicate, 30, 230, 33, 0, // Skip to: 17098
4482
/* 8420 */    MCD_OPC_Decode, 161, 6, 138, 2, // Opcode: ADDS_A_W
4483
/* 8425 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 8440
4484
/* 8430 */    MCD_OPC_CheckPredicate, 30, 215, 33, 0, // Skip to: 17098
4485
/* 8435 */    MCD_OPC_Decode, 159, 6, 139, 2, // Opcode: ADDS_A_D
4486
/* 8440 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 8455
4487
/* 8445 */    MCD_OPC_CheckPredicate, 30, 200, 33, 0, // Skip to: 17098
4488
/* 8450 */    MCD_OPC_Decode, 162, 6, 136, 2, // Opcode: ADDS_S_B
4489
/* 8455 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 8470
4490
/* 8460 */    MCD_OPC_CheckPredicate, 30, 185, 33, 0, // Skip to: 17098
4491
/* 8465 */    MCD_OPC_Decode, 164, 6, 137, 2, // Opcode: ADDS_S_H
4492
/* 8470 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 8485
4493
/* 8475 */    MCD_OPC_CheckPredicate, 30, 170, 33, 0, // Skip to: 17098
4494
/* 8480 */    MCD_OPC_Decode, 165, 6, 138, 2, // Opcode: ADDS_S_W
4495
/* 8485 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 8500
4496
/* 8490 */    MCD_OPC_CheckPredicate, 30, 155, 33, 0, // Skip to: 17098
4497
/* 8495 */    MCD_OPC_Decode, 163, 6, 139, 2, // Opcode: ADDS_S_D
4498
/* 8500 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 8515
4499
/* 8505 */    MCD_OPC_CheckPredicate, 30, 140, 33, 0, // Skip to: 17098
4500
/* 8510 */    MCD_OPC_Decode, 166, 6, 136, 2, // Opcode: ADDS_U_B
4501
/* 8515 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 8530
4502
/* 8520 */    MCD_OPC_CheckPredicate, 30, 125, 33, 0, // Skip to: 17098
4503
/* 8525 */    MCD_OPC_Decode, 168, 6, 137, 2, // Opcode: ADDS_U_H
4504
/* 8530 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 8545
4505
/* 8535 */    MCD_OPC_CheckPredicate, 30, 110, 33, 0, // Skip to: 17098
4506
/* 8540 */    MCD_OPC_Decode, 169, 6, 138, 2, // Opcode: ADDS_U_W
4507
/* 8545 */    MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 8560
4508
/* 8550 */    MCD_OPC_CheckPredicate, 30, 95, 33, 0, // Skip to: 17098
4509
/* 8555 */    MCD_OPC_Decode, 167, 6, 139, 2, // Opcode: ADDS_U_D
4510
/* 8560 */    MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 8575
4511
/* 8565 */    MCD_OPC_CheckPredicate, 30, 80, 33, 0, // Skip to: 17098
4512
/* 8570 */    MCD_OPC_Decode, 128, 7, 136, 2, // Opcode: AVE_S_B
4513
/* 8575 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 8590
4514
/* 8580 */    MCD_OPC_CheckPredicate, 30, 65, 33, 0, // Skip to: 17098
4515
/* 8585 */    MCD_OPC_Decode, 130, 7, 137, 2, // Opcode: AVE_S_H
4516
/* 8590 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 8605
4517
/* 8595 */    MCD_OPC_CheckPredicate, 30, 50, 33, 0, // Skip to: 17098
4518
/* 8600 */    MCD_OPC_Decode, 131, 7, 138, 2, // Opcode: AVE_S_W
4519
/* 8605 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 8620
4520
/* 8610 */    MCD_OPC_CheckPredicate, 30, 35, 33, 0, // Skip to: 17098
4521
/* 8615 */    MCD_OPC_Decode, 129, 7, 139, 2, // Opcode: AVE_S_D
4522
/* 8620 */    MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 8635
4523
/* 8625 */    MCD_OPC_CheckPredicate, 30, 20, 33, 0, // Skip to: 17098
4524
/* 8630 */    MCD_OPC_Decode, 132, 7, 136, 2, // Opcode: AVE_U_B
4525
/* 8635 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 8650
4526
/* 8640 */    MCD_OPC_CheckPredicate, 30, 5, 33, 0, // Skip to: 17098
4527
/* 8645 */    MCD_OPC_Decode, 134, 7, 137, 2, // Opcode: AVE_U_H
4528
/* 8650 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 8665
4529
/* 8655 */    MCD_OPC_CheckPredicate, 30, 246, 32, 0, // Skip to: 17098
4530
/* 8660 */    MCD_OPC_Decode, 135, 7, 138, 2, // Opcode: AVE_U_W
4531
/* 8665 */    MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 8680
4532
/* 8670 */    MCD_OPC_CheckPredicate, 30, 231, 32, 0, // Skip to: 17098
4533
/* 8675 */    MCD_OPC_Decode, 133, 7, 139, 2, // Opcode: AVE_U_D
4534
/* 8680 */    MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 8695
4535
/* 8685 */    MCD_OPC_CheckPredicate, 30, 216, 32, 0, // Skip to: 17098
4536
/* 8690 */    MCD_OPC_Decode, 248, 6, 136, 2, // Opcode: AVER_S_B
4537
/* 8695 */    MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 8710
4538
/* 8700 */    MCD_OPC_CheckPredicate, 30, 201, 32, 0, // Skip to: 17098
4539
/* 8705 */    MCD_OPC_Decode, 250, 6, 137, 2, // Opcode: AVER_S_H
4540
/* 8710 */    MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 8725
4541
/* 8715 */    MCD_OPC_CheckPredicate, 30, 186, 32, 0, // Skip to: 17098
4542
/* 8720 */    MCD_OPC_Decode, 251, 6, 138, 2, // Opcode: AVER_S_W
4543
/* 8725 */    MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 8740
4544
/* 8730 */    MCD_OPC_CheckPredicate, 30, 171, 32, 0, // Skip to: 17098
4545
/* 8735 */    MCD_OPC_Decode, 249, 6, 139, 2, // Opcode: AVER_S_D
4546
/* 8740 */    MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 8755
4547
/* 8745 */    MCD_OPC_CheckPredicate, 30, 156, 32, 0, // Skip to: 17098
4548
/* 8750 */    MCD_OPC_Decode, 252, 6, 136, 2, // Opcode: AVER_U_B
4549
/* 8755 */    MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 8770
4550
/* 8760 */    MCD_OPC_CheckPredicate, 30, 141, 32, 0, // Skip to: 17098
4551
/* 8765 */    MCD_OPC_Decode, 254, 6, 137, 2, // Opcode: AVER_U_H
4552
/* 8770 */    MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 8785
4553
/* 8775 */    MCD_OPC_CheckPredicate, 30, 126, 32, 0, // Skip to: 17098
4554
/* 8780 */    MCD_OPC_Decode, 255, 6, 138, 2, // Opcode: AVER_U_W
4555
/* 8785 */    MCD_OPC_FilterValue, 31, 116, 32, 0, // Skip to: 17098
4556
/* 8790 */    MCD_OPC_CheckPredicate, 30, 111, 32, 0, // Skip to: 17098
4557
/* 8795 */    MCD_OPC_Decode, 253, 6, 139, 2, // Opcode: AVER_U_D
4558
/* 8800 */    MCD_OPC_FilterValue, 17, 107, 1, 0, // Skip to: 9168
4559
/* 8805 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
4560
/* 8808 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 8823
4561
/* 8813 */    MCD_OPC_CheckPredicate, 30, 88, 32, 0, // Skip to: 17098
4562
/* 8818 */    MCD_OPC_Decode, 215, 22, 136, 2, // Opcode: SUBS_S_B
4563
/* 8823 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 8838
4564
/* 8828 */    MCD_OPC_CheckPredicate, 30, 73, 32, 0, // Skip to: 17098
4565
/* 8833 */    MCD_OPC_Decode, 217, 22, 137, 2, // Opcode: SUBS_S_H
4566
/* 8838 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 8853
4567
/* 8843 */    MCD_OPC_CheckPredicate, 30, 58, 32, 0, // Skip to: 17098
4568
/* 8848 */    MCD_OPC_Decode, 218, 22, 138, 2, // Opcode: SUBS_S_W
4569
/* 8853 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 8868
4570
/* 8858 */    MCD_OPC_CheckPredicate, 30, 43, 32, 0, // Skip to: 17098
4571
/* 8863 */    MCD_OPC_Decode, 216, 22, 139, 2, // Opcode: SUBS_S_D
4572
/* 8868 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 8883
4573
/* 8873 */    MCD_OPC_CheckPredicate, 30, 28, 32, 0, // Skip to: 17098
4574
/* 8878 */    MCD_OPC_Decode, 219, 22, 136, 2, // Opcode: SUBS_U_B
4575
/* 8883 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 8898
4576
/* 8888 */    MCD_OPC_CheckPredicate, 30, 13, 32, 0, // Skip to: 17098
4577
/* 8893 */    MCD_OPC_Decode, 221, 22, 137, 2, // Opcode: SUBS_U_H
4578
/* 8898 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 8913
4579
/* 8903 */    MCD_OPC_CheckPredicate, 30, 254, 31, 0, // Skip to: 17098
4580
/* 8908 */    MCD_OPC_Decode, 222, 22, 138, 2, // Opcode: SUBS_U_W
4581
/* 8913 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 8928
4582
/* 8918 */    MCD_OPC_CheckPredicate, 30, 239, 31, 0, // Skip to: 17098
4583
/* 8923 */    MCD_OPC_Decode, 220, 22, 139, 2, // Opcode: SUBS_U_D
4584
/* 8928 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 8943
4585
/* 8933 */    MCD_OPC_CheckPredicate, 30, 224, 31, 0, // Skip to: 17098
4586
/* 8938 */    MCD_OPC_Decode, 207, 22, 136, 2, // Opcode: SUBSUS_U_B
4587
/* 8943 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 8958
4588
/* 8948 */    MCD_OPC_CheckPredicate, 30, 209, 31, 0, // Skip to: 17098
4589
/* 8953 */    MCD_OPC_Decode, 209, 22, 137, 2, // Opcode: SUBSUS_U_H
4590
/* 8958 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 8973
4591
/* 8963 */    MCD_OPC_CheckPredicate, 30, 194, 31, 0, // Skip to: 17098
4592
/* 8968 */    MCD_OPC_Decode, 210, 22, 138, 2, // Opcode: SUBSUS_U_W
4593
/* 8973 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 8988
4594
/* 8978 */    MCD_OPC_CheckPredicate, 30, 179, 31, 0, // Skip to: 17098
4595
/* 8983 */    MCD_OPC_Decode, 208, 22, 139, 2, // Opcode: SUBSUS_U_D
4596
/* 8988 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 9003
4597
/* 8993 */    MCD_OPC_CheckPredicate, 30, 164, 31, 0, // Skip to: 17098
4598
/* 8998 */    MCD_OPC_Decode, 211, 22, 136, 2, // Opcode: SUBSUU_S_B
4599
/* 9003 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 9018
4600
/* 9008 */    MCD_OPC_CheckPredicate, 30, 149, 31, 0, // Skip to: 17098
4601
/* 9013 */    MCD_OPC_Decode, 213, 22, 137, 2, // Opcode: SUBSUU_S_H
4602
/* 9018 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 9033
4603
/* 9023 */    MCD_OPC_CheckPredicate, 30, 134, 31, 0, // Skip to: 17098
4604
/* 9028 */    MCD_OPC_Decode, 214, 22, 138, 2, // Opcode: SUBSUU_S_W
4605
/* 9033 */    MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 9048
4606
/* 9038 */    MCD_OPC_CheckPredicate, 30, 119, 31, 0, // Skip to: 17098
4607
/* 9043 */    MCD_OPC_Decode, 212, 22, 139, 2, // Opcode: SUBSUU_S_D
4608
/* 9048 */    MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 9063
4609
/* 9053 */    MCD_OPC_CheckPredicate, 30, 104, 31, 0, // Skip to: 17098
4610
/* 9058 */    MCD_OPC_Decode, 236, 6, 136, 2, // Opcode: ASUB_S_B
4611
/* 9063 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 9078
4612
/* 9068 */    MCD_OPC_CheckPredicate, 30, 89, 31, 0, // Skip to: 17098
4613
/* 9073 */    MCD_OPC_Decode, 238, 6, 137, 2, // Opcode: ASUB_S_H
4614
/* 9078 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 9093
4615
/* 9083 */    MCD_OPC_CheckPredicate, 30, 74, 31, 0, // Skip to: 17098
4616
/* 9088 */    MCD_OPC_Decode, 239, 6, 138, 2, // Opcode: ASUB_S_W
4617
/* 9093 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 9108
4618
/* 9098 */    MCD_OPC_CheckPredicate, 30, 59, 31, 0, // Skip to: 17098
4619
/* 9103 */    MCD_OPC_Decode, 237, 6, 139, 2, // Opcode: ASUB_S_D
4620
/* 9108 */    MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 9123
4621
/* 9113 */    MCD_OPC_CheckPredicate, 30, 44, 31, 0, // Skip to: 17098
4622
/* 9118 */    MCD_OPC_Decode, 240, 6, 136, 2, // Opcode: ASUB_U_B
4623
/* 9123 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 9138
4624
/* 9128 */    MCD_OPC_CheckPredicate, 30, 29, 31, 0, // Skip to: 17098
4625
/* 9133 */    MCD_OPC_Decode, 242, 6, 137, 2, // Opcode: ASUB_U_H
4626
/* 9138 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 9153
4627
/* 9143 */    MCD_OPC_CheckPredicate, 30, 14, 31, 0, // Skip to: 17098
4628
/* 9148 */    MCD_OPC_Decode, 243, 6, 138, 2, // Opcode: ASUB_U_W
4629
/* 9153 */    MCD_OPC_FilterValue, 23, 4, 31, 0, // Skip to: 17098
4630
/* 9158 */    MCD_OPC_CheckPredicate, 30, 255, 30, 0, // Skip to: 17098
4631
/* 9163 */    MCD_OPC_Decode, 241, 6, 139, 2, // Opcode: ASUB_U_D
4632
/* 9168 */    MCD_OPC_FilterValue, 18, 167, 1, 0, // Skip to: 9596
4633
/* 9173 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
4634
/* 9176 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 9191
4635
/* 9181 */    MCD_OPC_CheckPredicate, 30, 232, 30, 0, // Skip to: 17098
4636
/* 9186 */    MCD_OPC_Decode, 241, 18, 136, 2, // Opcode: MULV_B
4637
/* 9191 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 9206
4638
/* 9196 */    MCD_OPC_CheckPredicate, 30, 217, 30, 0, // Skip to: 17098
4639
/* 9201 */    MCD_OPC_Decode, 243, 18, 137, 2, // Opcode: MULV_H
4640
/* 9206 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 9221
4641
/* 9211 */    MCD_OPC_CheckPredicate, 30, 202, 30, 0, // Skip to: 17098
4642
/* 9216 */    MCD_OPC_Decode, 244, 18, 138, 2, // Opcode: MULV_W
4643
/* 9221 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 9236
4644
/* 9226 */    MCD_OPC_CheckPredicate, 30, 187, 30, 0, // Skip to: 17098
4645
/* 9231 */    MCD_OPC_Decode, 242, 18, 139, 2, // Opcode: MULV_D
4646
/* 9236 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 9251
4647
/* 9241 */    MCD_OPC_CheckPredicate, 30, 172, 30, 0, // Skip to: 17098
4648
/* 9246 */    MCD_OPC_Decode, 206, 16, 140, 2, // Opcode: MADDV_B
4649
/* 9251 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 9266
4650
/* 9256 */    MCD_OPC_CheckPredicate, 30, 157, 30, 0, // Skip to: 17098
4651
/* 9261 */    MCD_OPC_Decode, 208, 16, 141, 2, // Opcode: MADDV_H
4652
/* 9266 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 9281
4653
/* 9271 */    MCD_OPC_CheckPredicate, 30, 142, 30, 0, // Skip to: 17098
4654
/* 9276 */    MCD_OPC_Decode, 209, 16, 142, 2, // Opcode: MADDV_W
4655
/* 9281 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 9296
4656
/* 9286 */    MCD_OPC_CheckPredicate, 30, 127, 30, 0, // Skip to: 17098
4657
/* 9291 */    MCD_OPC_Decode, 207, 16, 143, 2, // Opcode: MADDV_D
4658
/* 9296 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 9311
4659
/* 9301 */    MCD_OPC_CheckPredicate, 30, 112, 30, 0, // Skip to: 17098
4660
/* 9306 */    MCD_OPC_Decode, 142, 18, 140, 2, // Opcode: MSUBV_B
4661
/* 9311 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 9326
4662
/* 9316 */    MCD_OPC_CheckPredicate, 30, 97, 30, 0, // Skip to: 17098
4663
/* 9321 */    MCD_OPC_Decode, 144, 18, 141, 2, // Opcode: MSUBV_H
4664
/* 9326 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 9341
4665
/* 9331 */    MCD_OPC_CheckPredicate, 30, 82, 30, 0, // Skip to: 17098
4666
/* 9336 */    MCD_OPC_Decode, 145, 18, 142, 2, // Opcode: MSUBV_W
4667
/* 9341 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 9356
4668
/* 9346 */    MCD_OPC_CheckPredicate, 30, 67, 30, 0, // Skip to: 17098
4669
/* 9351 */    MCD_OPC_Decode, 143, 18, 143, 2, // Opcode: MSUBV_D
4670
/* 9356 */    MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 9371
4671
/* 9361 */    MCD_OPC_CheckPredicate, 30, 52, 30, 0, // Skip to: 17098
4672
/* 9366 */    MCD_OPC_Decode, 224, 11, 136, 2, // Opcode: DIV_S_B
4673
/* 9371 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 9386
4674
/* 9376 */    MCD_OPC_CheckPredicate, 30, 37, 30, 0, // Skip to: 17098
4675
/* 9381 */    MCD_OPC_Decode, 226, 11, 137, 2, // Opcode: DIV_S_H
4676
/* 9386 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 9401
4677
/* 9391 */    MCD_OPC_CheckPredicate, 30, 22, 30, 0, // Skip to: 17098
4678
/* 9396 */    MCD_OPC_Decode, 227, 11, 138, 2, // Opcode: DIV_S_W
4679
/* 9401 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 9416
4680
/* 9406 */    MCD_OPC_CheckPredicate, 30, 7, 30, 0, // Skip to: 17098
4681
/* 9411 */    MCD_OPC_Decode, 225, 11, 139, 2, // Opcode: DIV_S_D
4682
/* 9416 */    MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 9431
4683
/* 9421 */    MCD_OPC_CheckPredicate, 30, 248, 29, 0, // Skip to: 17098
4684
/* 9426 */    MCD_OPC_Decode, 228, 11, 136, 2, // Opcode: DIV_U_B
4685
/* 9431 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 9446
4686
/* 9436 */    MCD_OPC_CheckPredicate, 30, 233, 29, 0, // Skip to: 17098
4687
/* 9441 */    MCD_OPC_Decode, 230, 11, 137, 2, // Opcode: DIV_U_H
4688
/* 9446 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 9461
4689
/* 9451 */    MCD_OPC_CheckPredicate, 30, 218, 29, 0, // Skip to: 17098
4690
/* 9456 */    MCD_OPC_Decode, 231, 11, 138, 2, // Opcode: DIV_U_W
4691
/* 9461 */    MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 9476
4692
/* 9466 */    MCD_OPC_CheckPredicate, 30, 203, 29, 0, // Skip to: 17098
4693
/* 9471 */    MCD_OPC_Decode, 229, 11, 139, 2, // Opcode: DIV_U_D
4694
/* 9476 */    MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 9491
4695
/* 9481 */    MCD_OPC_CheckPredicate, 30, 188, 29, 0, // Skip to: 17098
4696
/* 9486 */    MCD_OPC_Decode, 200, 17, 136, 2, // Opcode: MOD_S_B
4697
/* 9491 */    MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 9506
4698
/* 9496 */    MCD_OPC_CheckPredicate, 30, 173, 29, 0, // Skip to: 17098
4699
/* 9501 */    MCD_OPC_Decode, 202, 17, 137, 2, // Opcode: MOD_S_H
4700
/* 9506 */    MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 9521
4701
/* 9511 */    MCD_OPC_CheckPredicate, 30, 158, 29, 0, // Skip to: 17098
4702
/* 9516 */    MCD_OPC_Decode, 203, 17, 138, 2, // Opcode: MOD_S_W
4703
/* 9521 */    MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 9536
4704
/* 9526 */    MCD_OPC_CheckPredicate, 30, 143, 29, 0, // Skip to: 17098
4705
/* 9531 */    MCD_OPC_Decode, 201, 17, 139, 2, // Opcode: MOD_S_D
4706
/* 9536 */    MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 9551
4707
/* 9541 */    MCD_OPC_CheckPredicate, 30, 128, 29, 0, // Skip to: 17098
4708
/* 9546 */    MCD_OPC_Decode, 204, 17, 136, 2, // Opcode: MOD_U_B
4709
/* 9551 */    MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 9566
4710
/* 9556 */    MCD_OPC_CheckPredicate, 30, 113, 29, 0, // Skip to: 17098
4711
/* 9561 */    MCD_OPC_Decode, 206, 17, 137, 2, // Opcode: MOD_U_H
4712
/* 9566 */    MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 9581
4713
/* 9571 */    MCD_OPC_CheckPredicate, 30, 98, 29, 0, // Skip to: 17098
4714
/* 9576 */    MCD_OPC_Decode, 207, 17, 138, 2, // Opcode: MOD_U_W
4715
/* 9581 */    MCD_OPC_FilterValue, 31, 88, 29, 0, // Skip to: 17098
4716
/* 9586 */    MCD_OPC_CheckPredicate, 30, 83, 29, 0, // Skip to: 17098
4717
/* 9591 */    MCD_OPC_Decode, 205, 17, 139, 2, // Opcode: MOD_U_D
4718
/* 9596 */    MCD_OPC_FilterValue, 19, 17, 1, 0, // Skip to: 9874
4719
/* 9601 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
4720
/* 9604 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 9619
4721
/* 9609 */    MCD_OPC_CheckPredicate, 30, 60, 29, 0, // Skip to: 17098
4722
/* 9614 */    MCD_OPC_Decode, 131, 12, 144, 2, // Opcode: DOTP_S_H
4723
/* 9619 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 9634
4724
/* 9624 */    MCD_OPC_CheckPredicate, 30, 45, 29, 0, // Skip to: 17098
4725
/* 9629 */    MCD_OPC_Decode, 132, 12, 145, 2, // Opcode: DOTP_S_W
4726
/* 9634 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 9649
4727
/* 9639 */    MCD_OPC_CheckPredicate, 30, 30, 29, 0, // Skip to: 17098
4728
/* 9644 */    MCD_OPC_Decode, 130, 12, 146, 2, // Opcode: DOTP_S_D
4729
/* 9649 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 9664
4730
/* 9654 */    MCD_OPC_CheckPredicate, 30, 15, 29, 0, // Skip to: 17098
4731
/* 9659 */    MCD_OPC_Decode, 134, 12, 144, 2, // Opcode: DOTP_U_H
4732
/* 9664 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 9679
4733
/* 9669 */    MCD_OPC_CheckPredicate, 30, 0, 29, 0, // Skip to: 17098
4734
/* 9674 */    MCD_OPC_Decode, 135, 12, 145, 2, // Opcode: DOTP_U_W
4735
/* 9679 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 9694
4736
/* 9684 */    MCD_OPC_CheckPredicate, 30, 241, 28, 0, // Skip to: 17098
4737
/* 9689 */    MCD_OPC_Decode, 133, 12, 146, 2, // Opcode: DOTP_U_D
4738
/* 9694 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 9709
4739
/* 9699 */    MCD_OPC_CheckPredicate, 30, 226, 28, 0, // Skip to: 17098
4740
/* 9704 */    MCD_OPC_Decode, 137, 12, 147, 2, // Opcode: DPADD_S_H
4741
/* 9709 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 9724
4742
/* 9714 */    MCD_OPC_CheckPredicate, 30, 211, 28, 0, // Skip to: 17098
4743
/* 9719 */    MCD_OPC_Decode, 138, 12, 148, 2, // Opcode: DPADD_S_W
4744
/* 9724 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 9739
4745
/* 9729 */    MCD_OPC_CheckPredicate, 30, 196, 28, 0, // Skip to: 17098
4746
/* 9734 */    MCD_OPC_Decode, 136, 12, 149, 2, // Opcode: DPADD_S_D
4747
/* 9739 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 9754
4748
/* 9744 */    MCD_OPC_CheckPredicate, 30, 181, 28, 0, // Skip to: 17098
4749
/* 9749 */    MCD_OPC_Decode, 140, 12, 147, 2, // Opcode: DPADD_U_H
4750
/* 9754 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 9769
4751
/* 9759 */    MCD_OPC_CheckPredicate, 30, 166, 28, 0, // Skip to: 17098
4752
/* 9764 */    MCD_OPC_Decode, 141, 12, 148, 2, // Opcode: DPADD_U_W
4753
/* 9769 */    MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 9784
4754
/* 9774 */    MCD_OPC_CheckPredicate, 30, 151, 28, 0, // Skip to: 17098
4755
/* 9779 */    MCD_OPC_Decode, 139, 12, 149, 2, // Opcode: DPADD_U_D
4756
/* 9784 */    MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 9799
4757
/* 9789 */    MCD_OPC_CheckPredicate, 30, 136, 28, 0, // Skip to: 17098
4758
/* 9794 */    MCD_OPC_Decode, 168, 12, 147, 2, // Opcode: DPSUB_S_H
4759
/* 9799 */    MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 9814
4760
/* 9804 */    MCD_OPC_CheckPredicate, 30, 121, 28, 0, // Skip to: 17098
4761
/* 9809 */    MCD_OPC_Decode, 169, 12, 148, 2, // Opcode: DPSUB_S_W
4762
/* 9814 */    MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 9829
4763
/* 9819 */    MCD_OPC_CheckPredicate, 30, 106, 28, 0, // Skip to: 17098
4764
/* 9824 */    MCD_OPC_Decode, 167, 12, 149, 2, // Opcode: DPSUB_S_D
4765
/* 9829 */    MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 9844
4766
/* 9834 */    MCD_OPC_CheckPredicate, 30, 91, 28, 0, // Skip to: 17098
4767
/* 9839 */    MCD_OPC_Decode, 171, 12, 147, 2, // Opcode: DPSUB_U_H
4768
/* 9844 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 9859
4769
/* 9849 */    MCD_OPC_CheckPredicate, 30, 76, 28, 0, // Skip to: 17098
4770
/* 9854 */    MCD_OPC_Decode, 172, 12, 148, 2, // Opcode: DPSUB_U_W
4771
/* 9859 */    MCD_OPC_FilterValue, 23, 66, 28, 0, // Skip to: 17098
4772
/* 9864 */    MCD_OPC_CheckPredicate, 30, 61, 28, 0, // Skip to: 17098
4773
/* 9869 */    MCD_OPC_Decode, 170, 12, 149, 2, // Opcode: DPSUB_U_D
4774
/* 9874 */    MCD_OPC_FilterValue, 20, 227, 1, 0, // Skip to: 10362
4775
/* 9879 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
4776
/* 9882 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 9897
4777
/* 9887 */    MCD_OPC_CheckPredicate, 30, 38, 28, 0, // Skip to: 17098
4778
/* 9892 */    MCD_OPC_Decode, 215, 21, 150, 2, // Opcode: SLD_B
4779
/* 9897 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 9912
4780
/* 9902 */    MCD_OPC_CheckPredicate, 30, 23, 28, 0, // Skip to: 17098
4781
/* 9907 */    MCD_OPC_Decode, 217, 21, 151, 2, // Opcode: SLD_H
4782
/* 9912 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 9927
4783
/* 9917 */    MCD_OPC_CheckPredicate, 30, 8, 28, 0, // Skip to: 17098
4784
/* 9922 */    MCD_OPC_Decode, 218, 21, 152, 2, // Opcode: SLD_W
4785
/* 9927 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 9942
4786
/* 9932 */    MCD_OPC_CheckPredicate, 30, 249, 27, 0, // Skip to: 17098
4787
/* 9937 */    MCD_OPC_Decode, 216, 21, 153, 2, // Opcode: SLD_D
4788
/* 9942 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 9957
4789
/* 9947 */    MCD_OPC_CheckPredicate, 30, 234, 27, 0, // Skip to: 17098
4790
/* 9952 */    MCD_OPC_Decode, 134, 22, 154, 2, // Opcode: SPLAT_B
4791
/* 9957 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 9972
4792
/* 9962 */    MCD_OPC_CheckPredicate, 30, 219, 27, 0, // Skip to: 17098
4793
/* 9967 */    MCD_OPC_Decode, 136, 22, 155, 2, // Opcode: SPLAT_H
4794
/* 9972 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 9987
4795
/* 9977 */    MCD_OPC_CheckPredicate, 30, 204, 27, 0, // Skip to: 17098
4796
/* 9982 */    MCD_OPC_Decode, 137, 22, 156, 2, // Opcode: SPLAT_W
4797
/* 9987 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 10002
4798
/* 9992 */    MCD_OPC_CheckPredicate, 30, 189, 27, 0, // Skip to: 17098
4799
/* 9997 */    MCD_OPC_Decode, 135, 22, 157, 2, // Opcode: SPLAT_D
4800
/* 10002 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 10017
4801
/* 10007 */   MCD_OPC_CheckPredicate, 30, 174, 27, 0, // Skip to: 17098
4802
/* 10012 */   MCD_OPC_Decode, 185, 19, 136, 2, // Opcode: PCKEV_B
4803
/* 10017 */   MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 10032
4804
/* 10022 */   MCD_OPC_CheckPredicate, 30, 159, 27, 0, // Skip to: 17098
4805
/* 10027 */   MCD_OPC_Decode, 187, 19, 137, 2, // Opcode: PCKEV_H
4806
/* 10032 */   MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 10047
4807
/* 10037 */   MCD_OPC_CheckPredicate, 30, 144, 27, 0, // Skip to: 17098
4808
/* 10042 */   MCD_OPC_Decode, 188, 19, 138, 2, // Opcode: PCKEV_W
4809
/* 10047 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 10062
4810
/* 10052 */   MCD_OPC_CheckPredicate, 30, 129, 27, 0, // Skip to: 17098
4811
/* 10057 */   MCD_OPC_Decode, 186, 19, 139, 2, // Opcode: PCKEV_D
4812
/* 10062 */   MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 10077
4813
/* 10067 */   MCD_OPC_CheckPredicate, 30, 114, 27, 0, // Skip to: 17098
4814
/* 10072 */   MCD_OPC_Decode, 189, 19, 136, 2, // Opcode: PCKOD_B
4815
/* 10077 */   MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 10092
4816
/* 10082 */   MCD_OPC_CheckPredicate, 30, 99, 27, 0, // Skip to: 17098
4817
/* 10087 */   MCD_OPC_Decode, 191, 19, 137, 2, // Opcode: PCKOD_H
4818
/* 10092 */   MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 10107
4819
/* 10097 */   MCD_OPC_CheckPredicate, 30, 84, 27, 0, // Skip to: 17098
4820
/* 10102 */   MCD_OPC_Decode, 192, 19, 138, 2, // Opcode: PCKOD_W
4821
/* 10107 */   MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 10122
4822
/* 10112 */   MCD_OPC_CheckPredicate, 30, 69, 27, 0, // Skip to: 17098
4823
/* 10117 */   MCD_OPC_Decode, 190, 19, 139, 2, // Opcode: PCKOD_D
4824
/* 10122 */   MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 10137
4825
/* 10127 */   MCD_OPC_CheckPredicate, 30, 54, 27, 0, // Skip to: 17098
4826
/* 10132 */   MCD_OPC_Decode, 208, 14, 136, 2, // Opcode: ILVL_B
4827
/* 10137 */   MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 10152
4828
/* 10142 */   MCD_OPC_CheckPredicate, 30, 39, 27, 0, // Skip to: 17098
4829
/* 10147 */   MCD_OPC_Decode, 210, 14, 137, 2, // Opcode: ILVL_H
4830
/* 10152 */   MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 10167
4831
/* 10157 */   MCD_OPC_CheckPredicate, 30, 24, 27, 0, // Skip to: 17098
4832
/* 10162 */   MCD_OPC_Decode, 211, 14, 138, 2, // Opcode: ILVL_W
4833
/* 10167 */   MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 10182
4834
/* 10172 */   MCD_OPC_CheckPredicate, 30, 9, 27, 0, // Skip to: 17098
4835
/* 10177 */   MCD_OPC_Decode, 209, 14, 139, 2, // Opcode: ILVL_D
4836
/* 10182 */   MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 10197
4837
/* 10187 */   MCD_OPC_CheckPredicate, 30, 250, 26, 0, // Skip to: 17098
4838
/* 10192 */   MCD_OPC_Decode, 216, 14, 136, 2, // Opcode: ILVR_B
4839
/* 10197 */   MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 10212
4840
/* 10202 */   MCD_OPC_CheckPredicate, 30, 235, 26, 0, // Skip to: 17098
4841
/* 10207 */   MCD_OPC_Decode, 218, 14, 137, 2, // Opcode: ILVR_H
4842
/* 10212 */   MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 10227
4843
/* 10217 */   MCD_OPC_CheckPredicate, 30, 220, 26, 0, // Skip to: 17098
4844
/* 10222 */   MCD_OPC_Decode, 219, 14, 138, 2, // Opcode: ILVR_W
4845
/* 10227 */   MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 10242
4846
/* 10232 */   MCD_OPC_CheckPredicate, 30, 205, 26, 0, // Skip to: 17098
4847
/* 10237 */   MCD_OPC_Decode, 217, 14, 139, 2, // Opcode: ILVR_D
4848
/* 10242 */   MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 10257
4849
/* 10247 */   MCD_OPC_CheckPredicate, 30, 190, 26, 0, // Skip to: 17098
4850
/* 10252 */   MCD_OPC_Decode, 204, 14, 136, 2, // Opcode: ILVEV_B
4851
/* 10257 */   MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 10272
4852
/* 10262 */   MCD_OPC_CheckPredicate, 30, 175, 26, 0, // Skip to: 17098
4853
/* 10267 */   MCD_OPC_Decode, 206, 14, 137, 2, // Opcode: ILVEV_H
4854
/* 10272 */   MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 10287
4855
/* 10277 */   MCD_OPC_CheckPredicate, 30, 160, 26, 0, // Skip to: 17098
4856
/* 10282 */   MCD_OPC_Decode, 207, 14, 138, 2, // Opcode: ILVEV_W
4857
/* 10287 */   MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 10302
4858
/* 10292 */   MCD_OPC_CheckPredicate, 30, 145, 26, 0, // Skip to: 17098
4859
/* 10297 */   MCD_OPC_Decode, 205, 14, 139, 2, // Opcode: ILVEV_D
4860
/* 10302 */   MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 10317
4861
/* 10307 */   MCD_OPC_CheckPredicate, 30, 130, 26, 0, // Skip to: 17098
4862
/* 10312 */   MCD_OPC_Decode, 212, 14, 136, 2, // Opcode: ILVOD_B
4863
/* 10317 */   MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 10332
4864
/* 10322 */   MCD_OPC_CheckPredicate, 30, 115, 26, 0, // Skip to: 17098
4865
/* 10327 */   MCD_OPC_Decode, 214, 14, 137, 2, // Opcode: ILVOD_H
4866
/* 10332 */   MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 10347
4867
/* 10337 */   MCD_OPC_CheckPredicate, 30, 100, 26, 0, // Skip to: 17098
4868
/* 10342 */   MCD_OPC_Decode, 215, 14, 138, 2, // Opcode: ILVOD_W
4869
/* 10347 */   MCD_OPC_FilterValue, 31, 90, 26, 0, // Skip to: 17098
4870
/* 10352 */   MCD_OPC_CheckPredicate, 30, 85, 26, 0, // Skip to: 17098
4871
/* 10357 */   MCD_OPC_Decode, 213, 14, 139, 2, // Opcode: ILVOD_D
4872
/* 10362 */   MCD_OPC_FilterValue, 21, 107, 1, 0, // Skip to: 10730
4873
/* 10367 */   MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
4874
/* 10370 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 10385
4875
/* 10375 */   MCD_OPC_CheckPredicate, 30, 62, 26, 0, // Skip to: 17098
4876
/* 10380 */   MCD_OPC_Decode, 157, 24, 140, 2, // Opcode: VSHF_B
4877
/* 10385 */   MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 10400
4878
/* 10390 */   MCD_OPC_CheckPredicate, 30, 47, 26, 0, // Skip to: 17098
4879
/* 10395 */   MCD_OPC_Decode, 159, 24, 141, 2, // Opcode: VSHF_H
4880
/* 10400 */   MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 10415
4881
/* 10405 */   MCD_OPC_CheckPredicate, 30, 32, 26, 0, // Skip to: 17098
4882
/* 10410 */   MCD_OPC_Decode, 160, 24, 142, 2, // Opcode: VSHF_W
4883
/* 10415 */   MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 10430
4884
/* 10420 */   MCD_OPC_CheckPredicate, 30, 17, 26, 0, // Skip to: 17098
4885
/* 10425 */   MCD_OPC_Decode, 158, 24, 143, 2, // Opcode: VSHF_D
4886
/* 10430 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 10445
4887
/* 10435 */   MCD_OPC_CheckPredicate, 30, 2, 26, 0, // Skip to: 17098
4888
/* 10440 */   MCD_OPC_Decode, 147, 22, 136, 2, // Opcode: SRAR_B
4889
/* 10445 */   MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 10460
4890
/* 10450 */   MCD_OPC_CheckPredicate, 30, 243, 25, 0, // Skip to: 17098
4891
/* 10455 */   MCD_OPC_Decode, 149, 22, 137, 2, // Opcode: SRAR_H
4892
/* 10460 */   MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 10475
4893
/* 10465 */   MCD_OPC_CheckPredicate, 30, 228, 25, 0, // Skip to: 17098
4894
/* 10470 */   MCD_OPC_Decode, 150, 22, 138, 2, // Opcode: SRAR_W
4895
/* 10475 */   MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 10490
4896
/* 10480 */   MCD_OPC_CheckPredicate, 30, 213, 25, 0, // Skip to: 17098
4897
/* 10485 */   MCD_OPC_Decode, 148, 22, 139, 2, // Opcode: SRAR_D
4898
/* 10490 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 10505
4899
/* 10495 */   MCD_OPC_CheckPredicate, 30, 198, 25, 0, // Skip to: 17098
4900
/* 10500 */   MCD_OPC_Decode, 172, 22, 136, 2, // Opcode: SRLR_B
4901
/* 10505 */   MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 10520
4902
/* 10510 */   MCD_OPC_CheckPredicate, 30, 183, 25, 0, // Skip to: 17098
4903
/* 10515 */   MCD_OPC_Decode, 174, 22, 137, 2, // Opcode: SRLR_H
4904
/* 10520 */   MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 10535
4905
/* 10525 */   MCD_OPC_CheckPredicate, 30, 168, 25, 0, // Skip to: 17098
4906
/* 10530 */   MCD_OPC_Decode, 175, 22, 138, 2, // Opcode: SRLR_W
4907
/* 10535 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 10550
4908
/* 10540 */   MCD_OPC_CheckPredicate, 30, 153, 25, 0, // Skip to: 17098
4909
/* 10545 */   MCD_OPC_Decode, 173, 22, 139, 2, // Opcode: SRLR_D
4910
/* 10550 */   MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 10565
4911
/* 10555 */   MCD_OPC_CheckPredicate, 30, 138, 25, 0, // Skip to: 17098
4912
/* 10560 */   MCD_OPC_Decode, 191, 14, 144, 2, // Opcode: HADD_S_H
4913
/* 10565 */   MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 10580
4914
/* 10570 */   MCD_OPC_CheckPredicate, 30, 123, 25, 0, // Skip to: 17098
4915
/* 10575 */   MCD_OPC_Decode, 192, 14, 145, 2, // Opcode: HADD_S_W
4916
/* 10580 */   MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 10595
4917
/* 10585 */   MCD_OPC_CheckPredicate, 30, 108, 25, 0, // Skip to: 17098
4918
/* 10590 */   MCD_OPC_Decode, 190, 14, 146, 2, // Opcode: HADD_S_D
4919
/* 10595 */   MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 10610
4920
/* 10600 */   MCD_OPC_CheckPredicate, 30, 93, 25, 0, // Skip to: 17098
4921
/* 10605 */   MCD_OPC_Decode, 194, 14, 144, 2, // Opcode: HADD_U_H
4922
/* 10610 */   MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 10625
4923
/* 10615 */   MCD_OPC_CheckPredicate, 30, 78, 25, 0, // Skip to: 17098
4924
/* 10620 */   MCD_OPC_Decode, 195, 14, 145, 2, // Opcode: HADD_U_W
4925
/* 10625 */   MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 10640
4926
/* 10630 */   MCD_OPC_CheckPredicate, 30, 63, 25, 0, // Skip to: 17098
4927
/* 10635 */   MCD_OPC_Decode, 193, 14, 146, 2, // Opcode: HADD_U_D
4928
/* 10640 */   MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 10655
4929
/* 10645 */   MCD_OPC_CheckPredicate, 30, 48, 25, 0, // Skip to: 17098
4930
/* 10650 */   MCD_OPC_Decode, 197, 14, 144, 2, // Opcode: HSUB_S_H
4931
/* 10655 */   MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 10670
4932
/* 10660 */   MCD_OPC_CheckPredicate, 30, 33, 25, 0, // Skip to: 17098
4933
/* 10665 */   MCD_OPC_Decode, 198, 14, 145, 2, // Opcode: HSUB_S_W
4934
/* 10670 */   MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 10685
4935
/* 10675 */   MCD_OPC_CheckPredicate, 30, 18, 25, 0, // Skip to: 17098
4936
/* 10680 */   MCD_OPC_Decode, 196, 14, 146, 2, // Opcode: HSUB_S_D
4937
/* 10685 */   MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 10700
4938
/* 10690 */   MCD_OPC_CheckPredicate, 30, 3, 25, 0, // Skip to: 17098
4939
/* 10695 */   MCD_OPC_Decode, 200, 14, 144, 2, // Opcode: HSUB_U_H
4940
/* 10700 */   MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 10715
4941
/* 10705 */   MCD_OPC_CheckPredicate, 30, 244, 24, 0, // Skip to: 17098
4942
/* 10710 */   MCD_OPC_Decode, 201, 14, 145, 2, // Opcode: HSUB_U_W
4943
/* 10715 */   MCD_OPC_FilterValue, 31, 234, 24, 0, // Skip to: 17098
4944
/* 10720 */   MCD_OPC_CheckPredicate, 30, 229, 24, 0, // Skip to: 17098
4945
/* 10725 */   MCD_OPC_Decode, 199, 14, 146, 2, // Opcode: HSUB_U_D
4946
/* 10730 */   MCD_OPC_FilterValue, 25, 26, 2, 0, // Skip to: 11273
4947
/* 10735 */   MCD_OPC_ExtractField, 20, 6,  // Inst{25-20} ...
4948
/* 10738 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 10753
4949
/* 10743 */   MCD_OPC_CheckPredicate, 30, 206, 24, 0, // Skip to: 17098
4950
/* 10748 */   MCD_OPC_Decode, 211, 21, 158, 2, // Opcode: SLDI_B
4951
/* 10753 */   MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 10775
4952
/* 10758 */   MCD_OPC_CheckPredicate, 30, 191, 24, 0, // Skip to: 17098
4953
/* 10763 */   MCD_OPC_CheckField, 19, 1, 0, 184, 24, 0, // Skip to: 17098
4954
/* 10770 */   MCD_OPC_Decode, 213, 21, 159, 2, // Opcode: SLDI_H
4955
/* 10775 */   MCD_OPC_FilterValue, 3, 62, 0, 0, // Skip to: 10842
4956
/* 10780 */   MCD_OPC_ExtractField, 18, 2,  // Inst{19-18} ...
4957
/* 10783 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 10798
4958
/* 10788 */   MCD_OPC_CheckPredicate, 30, 161, 24, 0, // Skip to: 17098
4959
/* 10793 */   MCD_OPC_Decode, 214, 21, 160, 2, // Opcode: SLDI_W
4960
/* 10798 */   MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 10820
4961
/* 10803 */   MCD_OPC_CheckPredicate, 30, 146, 24, 0, // Skip to: 17098
4962
/* 10808 */   MCD_OPC_CheckField, 17, 1, 0, 139, 24, 0, // Skip to: 17098
4963
/* 10815 */   MCD_OPC_Decode, 212, 21, 161, 2, // Opcode: SLDI_D
4964
/* 10820 */   MCD_OPC_FilterValue, 3, 129, 24, 0, // Skip to: 17098
4965
/* 10825 */   MCD_OPC_CheckPredicate, 30, 124, 24, 0, // Skip to: 17098
4966
/* 10830 */   MCD_OPC_CheckField, 16, 2, 2, 117, 24, 0, // Skip to: 17098
4967
/* 10837 */   MCD_OPC_Decode, 182, 10, 162, 2, // Opcode: CTCMSA
4968
/* 10842 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 10857
4969
/* 10847 */   MCD_OPC_CheckPredicate, 30, 102, 24, 0, // Skip to: 17098
4970
/* 10852 */   MCD_OPC_Decode, 130, 22, 163, 2, // Opcode: SPLATI_B
4971
/* 10857 */   MCD_OPC_FilterValue, 6, 17, 0, 0, // Skip to: 10879
4972
/* 10862 */   MCD_OPC_CheckPredicate, 30, 87, 24, 0, // Skip to: 17098
4973
/* 10867 */   MCD_OPC_CheckField, 19, 1, 0, 80, 24, 0, // Skip to: 17098
4974
/* 10874 */   MCD_OPC_Decode, 132, 22, 164, 2, // Opcode: SPLATI_H
4975
/* 10879 */   MCD_OPC_FilterValue, 7, 62, 0, 0, // Skip to: 10946
4976
/* 10884 */   MCD_OPC_ExtractField, 18, 2,  // Inst{19-18} ...
4977
/* 10887 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 10902
4978
/* 10892 */   MCD_OPC_CheckPredicate, 30, 57, 24, 0, // Skip to: 17098
4979
/* 10897 */   MCD_OPC_Decode, 133, 22, 165, 2, // Opcode: SPLATI_W
4980
/* 10902 */   MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 10924
4981
/* 10907 */   MCD_OPC_CheckPredicate, 30, 42, 24, 0, // Skip to: 17098
4982
/* 10912 */   MCD_OPC_CheckField, 17, 1, 0, 35, 24, 0, // Skip to: 17098
4983
/* 10919 */   MCD_OPC_Decode, 131, 22, 166, 2, // Opcode: SPLATI_D
4984
/* 10924 */   MCD_OPC_FilterValue, 3, 25, 24, 0, // Skip to: 17098
4985
/* 10929 */   MCD_OPC_CheckPredicate, 30, 20, 24, 0, // Skip to: 17098
4986
/* 10934 */   MCD_OPC_CheckField, 16, 2, 2, 13, 24, 0, // Skip to: 17098
4987
/* 10941 */   MCD_OPC_Decode, 147, 9, 167, 2, // Opcode: CFCMSA
4988
/* 10946 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 10961
4989
/* 10951 */   MCD_OPC_CheckPredicate, 30, 254, 23, 0, // Skip to: 17098
4990
/* 10956 */   MCD_OPC_Decode, 158, 10, 168, 2, // Opcode: COPY_S_B
4991
/* 10961 */   MCD_OPC_FilterValue, 10, 17, 0, 0, // Skip to: 10983
4992
/* 10966 */   MCD_OPC_CheckPredicate, 30, 239, 23, 0, // Skip to: 17098
4993
/* 10971 */   MCD_OPC_CheckField, 19, 1, 0, 232, 23, 0, // Skip to: 17098
4994
/* 10978 */   MCD_OPC_Decode, 160, 10, 169, 2, // Opcode: COPY_S_H
4995
/* 10983 */   MCD_OPC_FilterValue, 11, 62, 0, 0, // Skip to: 11050
4996
/* 10988 */   MCD_OPC_ExtractField, 18, 2,  // Inst{19-18} ...
4997
/* 10991 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 11006
4998
/* 10996 */   MCD_OPC_CheckPredicate, 30, 209, 23, 0, // Skip to: 17098
4999
/* 11001 */   MCD_OPC_Decode, 161, 10, 170, 2, // Opcode: COPY_S_W
5000
/* 11006 */   MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 11028
5001
/* 11011 */   MCD_OPC_CheckPredicate, 38, 194, 23, 0, // Skip to: 17098
5002
/* 11016 */   MCD_OPC_CheckField, 17, 1, 0, 187, 23, 0, // Skip to: 17098
5003
/* 11023 */   MCD_OPC_Decode, 159, 10, 171, 2, // Opcode: COPY_S_D
5004
/* 11028 */   MCD_OPC_FilterValue, 3, 177, 23, 0, // Skip to: 17098
5005
/* 11033 */   MCD_OPC_CheckPredicate, 30, 172, 23, 0, // Skip to: 17098
5006
/* 11038 */   MCD_OPC_CheckField, 16, 2, 2, 165, 23, 0, // Skip to: 17098
5007
/* 11045 */   MCD_OPC_Decode, 216, 17, 172, 2, // Opcode: MOVE_V
5008
/* 11050 */   MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 11065
5009
/* 11055 */   MCD_OPC_CheckPredicate, 30, 150, 23, 0, // Skip to: 17098
5010
/* 11060 */   MCD_OPC_Decode, 162, 10, 168, 2, // Opcode: COPY_U_B
5011
/* 11065 */   MCD_OPC_FilterValue, 14, 17, 0, 0, // Skip to: 11087
5012
/* 11070 */   MCD_OPC_CheckPredicate, 30, 135, 23, 0, // Skip to: 17098
5013
/* 11075 */   MCD_OPC_CheckField, 19, 1, 0, 128, 23, 0, // Skip to: 17098
5014
/* 11082 */   MCD_OPC_Decode, 163, 10, 169, 2, // Opcode: COPY_U_H
5015
/* 11087 */   MCD_OPC_FilterValue, 15, 17, 0, 0, // Skip to: 11109
5016
/* 11092 */   MCD_OPC_CheckPredicate, 38, 113, 23, 0, // Skip to: 17098
5017
/* 11097 */   MCD_OPC_CheckField, 18, 2, 0, 106, 23, 0, // Skip to: 17098
5018
/* 11104 */   MCD_OPC_Decode, 164, 10, 170, 2, // Opcode: COPY_U_W
5019
/* 11109 */   MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 11124
5020
/* 11114 */   MCD_OPC_CheckPredicate, 30, 91, 23, 0, // Skip to: 17098
5021
/* 11119 */   MCD_OPC_Decode, 221, 14, 173, 2, // Opcode: INSERT_B
5022
/* 11124 */   MCD_OPC_FilterValue, 18, 17, 0, 0, // Skip to: 11146
5023
/* 11129 */   MCD_OPC_CheckPredicate, 30, 76, 23, 0, // Skip to: 17098
5024
/* 11134 */   MCD_OPC_CheckField, 19, 1, 0, 69, 23, 0, // Skip to: 17098
5025
/* 11141 */   MCD_OPC_Decode, 223, 14, 174, 2, // Opcode: INSERT_H
5026
/* 11146 */   MCD_OPC_FilterValue, 19, 40, 0, 0, // Skip to: 11191
5027
/* 11151 */   MCD_OPC_ExtractField, 18, 2,  // Inst{19-18} ...
5028
/* 11154 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 11169
5029
/* 11159 */   MCD_OPC_CheckPredicate, 30, 46, 23, 0, // Skip to: 17098
5030
/* 11164 */   MCD_OPC_Decode, 224, 14, 175, 2, // Opcode: INSERT_W
5031
/* 11169 */   MCD_OPC_FilterValue, 2, 36, 23, 0, // Skip to: 17098
5032
/* 11174 */   MCD_OPC_CheckPredicate, 38, 31, 23, 0, // Skip to: 17098
5033
/* 11179 */   MCD_OPC_CheckField, 17, 1, 0, 24, 23, 0, // Skip to: 17098
5034
/* 11186 */   MCD_OPC_Decode, 222, 14, 176, 2, // Opcode: INSERT_D
5035
/* 11191 */   MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 11206
5036
/* 11196 */   MCD_OPC_CheckPredicate, 30, 9, 23, 0, // Skip to: 17098
5037
/* 11201 */   MCD_OPC_Decode, 226, 14, 177, 2, // Opcode: INSVE_B
5038
/* 11206 */   MCD_OPC_FilterValue, 22, 17, 0, 0, // Skip to: 11228
5039
/* 11211 */   MCD_OPC_CheckPredicate, 30, 250, 22, 0, // Skip to: 17098
5040
/* 11216 */   MCD_OPC_CheckField, 19, 1, 0, 243, 22, 0, // Skip to: 17098
5041
/* 11223 */   MCD_OPC_Decode, 228, 14, 177, 2, // Opcode: INSVE_H
5042
/* 11228 */   MCD_OPC_FilterValue, 23, 233, 22, 0, // Skip to: 17098
5043
/* 11233 */   MCD_OPC_ExtractField, 18, 2,  // Inst{19-18} ...
5044
/* 11236 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 11251
5045
/* 11241 */   MCD_OPC_CheckPredicate, 30, 220, 22, 0, // Skip to: 17098
5046
/* 11246 */   MCD_OPC_Decode, 229, 14, 177, 2, // Opcode: INSVE_W
5047
/* 11251 */   MCD_OPC_FilterValue, 2, 210, 22, 0, // Skip to: 17098
5048
/* 11256 */   MCD_OPC_CheckPredicate, 30, 205, 22, 0, // Skip to: 17098
5049
/* 11261 */   MCD_OPC_CheckField, 17, 1, 0, 198, 22, 0, // Skip to: 17098
5050
/* 11268 */   MCD_OPC_Decode, 227, 14, 177, 2, // Opcode: INSVE_D
5051
/* 11273 */   MCD_OPC_FilterValue, 26, 227, 1, 0, // Skip to: 11761
5052
/* 11278 */   MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
5053
/* 11281 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 11296
5054
/* 11286 */   MCD_OPC_CheckPredicate, 30, 175, 22, 0, // Skip to: 17098
5055
/* 11291 */   MCD_OPC_Decode, 147, 13, 138, 2, // Opcode: FCAF_W
5056
/* 11296 */   MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 11311
5057
/* 11301 */   MCD_OPC_CheckPredicate, 30, 160, 22, 0, // Skip to: 17098
5058
/* 11306 */   MCD_OPC_Decode, 146, 13, 139, 2, // Opcode: FCAF_D
5059
/* 11311 */   MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 11326
5060
/* 11316 */   MCD_OPC_CheckPredicate, 30, 145, 22, 0, // Skip to: 17098
5061
/* 11321 */   MCD_OPC_Decode, 174, 13, 138, 2, // Opcode: FCUN_W
5062
/* 11326 */   MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 11341
5063
/* 11331 */   MCD_OPC_CheckPredicate, 30, 130, 22, 0, // Skip to: 17098
5064
/* 11336 */   MCD_OPC_Decode, 173, 13, 139, 2, // Opcode: FCUN_D
5065
/* 11341 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 11356
5066
/* 11346 */   MCD_OPC_CheckPredicate, 30, 115, 22, 0, // Skip to: 17098
5067
/* 11351 */   MCD_OPC_Decode, 149, 13, 138, 2, // Opcode: FCEQ_W
5068
/* 11356 */   MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 11371
5069
/* 11361 */   MCD_OPC_CheckPredicate, 30, 100, 22, 0, // Skip to: 17098
5070
/* 11366 */   MCD_OPC_Decode, 148, 13, 139, 2, // Opcode: FCEQ_D
5071
/* 11371 */   MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 11386
5072
/* 11376 */   MCD_OPC_CheckPredicate, 30, 85, 22, 0, // Skip to: 17098
5073
/* 11381 */   MCD_OPC_Decode, 166, 13, 138, 2, // Opcode: FCUEQ_W
5074
/* 11386 */   MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 11401
5075
/* 11391 */   MCD_OPC_CheckPredicate, 30, 70, 22, 0, // Skip to: 17098
5076
/* 11396 */   MCD_OPC_Decode, 165, 13, 139, 2, // Opcode: FCUEQ_D
5077
/* 11401 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 11416
5078
/* 11406 */   MCD_OPC_CheckPredicate, 30, 55, 22, 0, // Skip to: 17098
5079
/* 11411 */   MCD_OPC_Decode, 155, 13, 138, 2, // Opcode: FCLT_W
5080
/* 11416 */   MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 11431
5081
/* 11421 */   MCD_OPC_CheckPredicate, 30, 40, 22, 0, // Skip to: 17098
5082
/* 11426 */   MCD_OPC_Decode, 154, 13, 139, 2, // Opcode: FCLT_D
5083
/* 11431 */   MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 11446
5084
/* 11436 */   MCD_OPC_CheckPredicate, 30, 25, 22, 0, // Skip to: 17098
5085
/* 11441 */   MCD_OPC_Decode, 170, 13, 138, 2, // Opcode: FCULT_W
5086
/* 11446 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 11461
5087
/* 11451 */   MCD_OPC_CheckPredicate, 30, 10, 22, 0, // Skip to: 17098
5088
/* 11456 */   MCD_OPC_Decode, 169, 13, 139, 2, // Opcode: FCULT_D
5089
/* 11461 */   MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 11476
5090
/* 11466 */   MCD_OPC_CheckPredicate, 30, 251, 21, 0, // Skip to: 17098
5091
/* 11471 */   MCD_OPC_Decode, 153, 13, 138, 2, // Opcode: FCLE_W
5092
/* 11476 */   MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 11491
5093
/* 11481 */   MCD_OPC_CheckPredicate, 30, 236, 21, 0, // Skip to: 17098
5094
/* 11486 */   MCD_OPC_Decode, 152, 13, 139, 2, // Opcode: FCLE_D
5095
/* 11491 */   MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 11506
5096
/* 11496 */   MCD_OPC_CheckPredicate, 30, 221, 21, 0, // Skip to: 17098
5097
/* 11501 */   MCD_OPC_Decode, 168, 13, 138, 2, // Opcode: FCULE_W
5098
/* 11506 */   MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 11521
5099
/* 11511 */   MCD_OPC_CheckPredicate, 30, 206, 21, 0, // Skip to: 17098
5100
/* 11516 */   MCD_OPC_Decode, 167, 13, 139, 2, // Opcode: FCULE_D
5101
/* 11521 */   MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 11536
5102
/* 11526 */   MCD_OPC_CheckPredicate, 30, 191, 21, 0, // Skip to: 17098
5103
/* 11531 */   MCD_OPC_Decode, 135, 14, 138, 2, // Opcode: FSAF_W
5104
/* 11536 */   MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 11551
5105
/* 11541 */   MCD_OPC_CheckPredicate, 30, 176, 21, 0, // Skip to: 17098
5106
/* 11546 */   MCD_OPC_Decode, 134, 14, 139, 2, // Opcode: FSAF_D
5107
/* 11551 */   MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 11566
5108
/* 11556 */   MCD_OPC_CheckPredicate, 30, 161, 21, 0, // Skip to: 17098
5109
/* 11561 */   MCD_OPC_Decode, 173, 14, 138, 2, // Opcode: FSUN_W
5110
/* 11566 */   MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 11581
5111
/* 11571 */   MCD_OPC_CheckPredicate, 30, 146, 21, 0, // Skip to: 17098
5112
/* 11576 */   MCD_OPC_Decode, 172, 14, 139, 2, // Opcode: FSUN_D
5113
/* 11581 */   MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 11596
5114
/* 11586 */   MCD_OPC_CheckPredicate, 30, 131, 21, 0, // Skip to: 17098
5115
/* 11591 */   MCD_OPC_Decode, 137, 14, 138, 2, // Opcode: FSEQ_W
5116
/* 11596 */   MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 11611
5117
/* 11601 */   MCD_OPC_CheckPredicate, 30, 116, 21, 0, // Skip to: 17098
5118
/* 11606 */   MCD_OPC_Decode, 136, 14, 139, 2, // Opcode: FSEQ_D
5119
/* 11611 */   MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 11626
5120
/* 11616 */   MCD_OPC_CheckPredicate, 30, 101, 21, 0, // Skip to: 17098
5121
/* 11621 */   MCD_OPC_Decode, 165, 14, 138, 2, // Opcode: FSUEQ_W
5122
/* 11626 */   MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 11641
5123
/* 11631 */   MCD_OPC_CheckPredicate, 30, 86, 21, 0, // Skip to: 17098
5124
/* 11636 */   MCD_OPC_Decode, 164, 14, 139, 2, // Opcode: FSUEQ_D
5125
/* 11641 */   MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 11656
5126
/* 11646 */   MCD_OPC_CheckPredicate, 30, 71, 21, 0, // Skip to: 17098
5127
/* 11651 */   MCD_OPC_Decode, 141, 14, 138, 2, // Opcode: FSLT_W
5128
/* 11656 */   MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 11671
5129
/* 11661 */   MCD_OPC_CheckPredicate, 30, 56, 21, 0, // Skip to: 17098
5130
/* 11666 */   MCD_OPC_Decode, 140, 14, 139, 2, // Opcode: FSLT_D
5131
/* 11671 */   MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 11686
5132
/* 11676 */   MCD_OPC_CheckPredicate, 30, 41, 21, 0, // Skip to: 17098
5133
/* 11681 */   MCD_OPC_Decode, 169, 14, 138, 2, // Opcode: FSULT_W
5134
/* 11686 */   MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 11701
5135
/* 11691 */   MCD_OPC_CheckPredicate, 30, 26, 21, 0, // Skip to: 17098
5136
/* 11696 */   MCD_OPC_Decode, 168, 14, 139, 2, // Opcode: FSULT_D
5137
/* 11701 */   MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 11716
5138
/* 11706 */   MCD_OPC_CheckPredicate, 30, 11, 21, 0, // Skip to: 17098
5139
/* 11711 */   MCD_OPC_Decode, 139, 14, 138, 2, // Opcode: FSLE_W
5140
/* 11716 */   MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 11731
5141
/* 11721 */   MCD_OPC_CheckPredicate, 30, 252, 20, 0, // Skip to: 17098
5142
/* 11726 */   MCD_OPC_Decode, 138, 14, 139, 2, // Opcode: FSLE_D
5143
/* 11731 */   MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 11746
5144
/* 11736 */   MCD_OPC_CheckPredicate, 30, 237, 20, 0, // Skip to: 17098
5145
/* 11741 */   MCD_OPC_Decode, 167, 14, 138, 2, // Opcode: FSULE_W
5146
/* 11746 */   MCD_OPC_FilterValue, 31, 227, 20, 0, // Skip to: 17098
5147
/* 11751 */   MCD_OPC_CheckPredicate, 30, 222, 20, 0, // Skip to: 17098
5148
/* 11756 */   MCD_OPC_Decode, 166, 14, 139, 2, // Opcode: FSULE_D
5149
/* 11761 */   MCD_OPC_FilterValue, 27, 137, 1, 0, // Skip to: 12159
5150
/* 11766 */   MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
5151
/* 11769 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 11784
5152
/* 11774 */   MCD_OPC_CheckPredicate, 30, 199, 20, 0, // Skip to: 17098
5153
/* 11779 */   MCD_OPC_Decode, 145, 13, 138, 2, // Opcode: FADD_W
5154
/* 11784 */   MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 11799
5155
/* 11789 */   MCD_OPC_CheckPredicate, 30, 184, 20, 0, // Skip to: 17098
5156
/* 11794 */   MCD_OPC_Decode, 136, 13, 139, 2, // Opcode: FADD_D
5157
/* 11799 */   MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 11814
5158
/* 11804 */   MCD_OPC_CheckPredicate, 30, 169, 20, 0, // Skip to: 17098
5159
/* 11809 */   MCD_OPC_Decode, 163, 14, 138, 2, // Opcode: FSUB_W
5160
/* 11814 */   MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 11829
5161
/* 11819 */   MCD_OPC_CheckPredicate, 30, 154, 20, 0, // Skip to: 17098
5162
/* 11824 */   MCD_OPC_Decode, 154, 14, 139, 2, // Opcode: FSUB_D
5163
/* 11829 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 11844
5164
/* 11834 */   MCD_OPC_CheckPredicate, 30, 139, 20, 0, // Skip to: 17098
5165
/* 11839 */   MCD_OPC_Decode, 246, 13, 138, 2, // Opcode: FMUL_W
5166
/* 11844 */   MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 11859
5167
/* 11849 */   MCD_OPC_CheckPredicate, 30, 124, 20, 0, // Skip to: 17098
5168
/* 11854 */   MCD_OPC_Decode, 237, 13, 139, 2, // Opcode: FMUL_D
5169
/* 11859 */   MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 11874
5170
/* 11864 */   MCD_OPC_CheckPredicate, 30, 109, 20, 0, // Skip to: 17098
5171
/* 11869 */   MCD_OPC_Decode, 183, 13, 138, 2, // Opcode: FDIV_W
5172
/* 11874 */   MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 11889
5173
/* 11879 */   MCD_OPC_CheckPredicate, 30, 94, 20, 0, // Skip to: 17098
5174
/* 11884 */   MCD_OPC_Decode, 175, 13, 139, 2, // Opcode: FDIV_D
5175
/* 11889 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 11904
5176
/* 11894 */   MCD_OPC_CheckPredicate, 30, 79, 20, 0, // Skip to: 17098
5177
/* 11899 */   MCD_OPC_Decode, 218, 13, 142, 2, // Opcode: FMADD_W
5178
/* 11904 */   MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 11919
5179
/* 11909 */   MCD_OPC_CheckPredicate, 30, 64, 20, 0, // Skip to: 17098
5180
/* 11914 */   MCD_OPC_Decode, 217, 13, 143, 2, // Opcode: FMADD_D
5181
/* 11919 */   MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 11934
5182
/* 11924 */   MCD_OPC_CheckPredicate, 30, 49, 20, 0, // Skip to: 17098
5183
/* 11929 */   MCD_OPC_Decode, 236, 13, 142, 2, // Opcode: FMSUB_W
5184
/* 11934 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 11949
5185
/* 11939 */   MCD_OPC_CheckPredicate, 30, 34, 20, 0, // Skip to: 17098
5186
/* 11944 */   MCD_OPC_Decode, 235, 13, 143, 2, // Opcode: FMSUB_D
5187
/* 11949 */   MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 11964
5188
/* 11954 */   MCD_OPC_CheckPredicate, 30, 19, 20, 0, // Skip to: 17098
5189
/* 11959 */   MCD_OPC_Decode, 187, 13, 138, 2, // Opcode: FEXP2_W
5190
/* 11964 */   MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 11979
5191
/* 11969 */   MCD_OPC_CheckPredicate, 30, 4, 20, 0, // Skip to: 17098
5192
/* 11974 */   MCD_OPC_Decode, 186, 13, 139, 2, // Opcode: FEXP2_D
5193
/* 11979 */   MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 11994
5194
/* 11984 */   MCD_OPC_CheckPredicate, 30, 245, 19, 0, // Skip to: 17098
5195
/* 11989 */   MCD_OPC_Decode, 184, 13, 178, 2, // Opcode: FEXDO_H
5196
/* 11994 */   MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 12009
5197
/* 11999 */   MCD_OPC_CheckPredicate, 30, 230, 19, 0, // Skip to: 17098
5198
/* 12004 */   MCD_OPC_Decode, 185, 13, 179, 2, // Opcode: FEXDO_W
5199
/* 12009 */   MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 12024
5200
/* 12014 */   MCD_OPC_CheckPredicate, 30, 215, 19, 0, // Skip to: 17098
5201
/* 12019 */   MCD_OPC_Decode, 178, 14, 178, 2, // Opcode: FTQ_H
5202
/* 12024 */   MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 12039
5203
/* 12029 */   MCD_OPC_CheckPredicate, 30, 200, 19, 0, // Skip to: 17098
5204
/* 12034 */   MCD_OPC_Decode, 179, 14, 179, 2, // Opcode: FTQ_W
5205
/* 12039 */   MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 12054
5206
/* 12044 */   MCD_OPC_CheckPredicate, 30, 185, 19, 0, // Skip to: 17098
5207
/* 12049 */   MCD_OPC_Decode, 226, 13, 138, 2, // Opcode: FMIN_W
5208
/* 12054 */   MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 12069
5209
/* 12059 */   MCD_OPC_CheckPredicate, 30, 170, 19, 0, // Skip to: 17098
5210
/* 12064 */   MCD_OPC_Decode, 225, 13, 139, 2, // Opcode: FMIN_D
5211
/* 12069 */   MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 12084
5212
/* 12074 */   MCD_OPC_CheckPredicate, 30, 155, 19, 0, // Skip to: 17098
5213
/* 12079 */   MCD_OPC_Decode, 224, 13, 138, 2, // Opcode: FMIN_A_W
5214
/* 12084 */   MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 12099
5215
/* 12089 */   MCD_OPC_CheckPredicate, 30, 140, 19, 0, // Skip to: 17098
5216
/* 12094 */   MCD_OPC_Decode, 223, 13, 139, 2, // Opcode: FMIN_A_D
5217
/* 12099 */   MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 12114
5218
/* 12104 */   MCD_OPC_CheckPredicate, 30, 125, 19, 0, // Skip to: 17098
5219
/* 12109 */   MCD_OPC_Decode, 222, 13, 138, 2, // Opcode: FMAX_W
5220
/* 12114 */   MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 12129
5221
/* 12119 */   MCD_OPC_CheckPredicate, 30, 110, 19, 0, // Skip to: 17098
5222
/* 12124 */   MCD_OPC_Decode, 221, 13, 139, 2, // Opcode: FMAX_D
5223
/* 12129 */   MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 12144
5224
/* 12134 */   MCD_OPC_CheckPredicate, 30, 95, 19, 0, // Skip to: 17098
5225
/* 12139 */   MCD_OPC_Decode, 220, 13, 138, 2, // Opcode: FMAX_A_W
5226
/* 12144 */   MCD_OPC_FilterValue, 31, 85, 19, 0, // Skip to: 17098
5227
/* 12149 */   MCD_OPC_CheckPredicate, 30, 80, 19, 0, // Skip to: 17098
5228
/* 12154 */   MCD_OPC_Decode, 219, 13, 139, 2, // Opcode: FMAX_A_D
5229
/* 12159 */   MCD_OPC_FilterValue, 28, 107, 1, 0, // Skip to: 12527
5230
/* 12164 */   MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
5231
/* 12167 */   MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 12182
5232
/* 12172 */   MCD_OPC_CheckPredicate, 30, 57, 19, 0, // Skip to: 17098
5233
/* 12177 */   MCD_OPC_Decode, 164, 13, 138, 2, // Opcode: FCOR_W
5234
/* 12182 */   MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 12197
5235
/* 12187 */   MCD_OPC_CheckPredicate, 30, 42, 19, 0, // Skip to: 17098
5236
/* 12192 */   MCD_OPC_Decode, 163, 13, 139, 2, // Opcode: FCOR_D
5237
/* 12197 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 12212
5238
/* 12202 */   MCD_OPC_CheckPredicate, 30, 27, 19, 0, // Skip to: 17098
5239
/* 12207 */   MCD_OPC_Decode, 172, 13, 138, 2, // Opcode: FCUNE_W
5240
/* 12212 */   MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 12227
5241
/* 12217 */   MCD_OPC_CheckPredicate, 30, 12, 19, 0, // Skip to: 17098
5242
/* 12222 */   MCD_OPC_Decode, 171, 13, 139, 2, // Opcode: FCUNE_D
5243
/* 12227 */   MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 12242
5244
/* 12232 */   MCD_OPC_CheckPredicate, 30, 253, 18, 0, // Skip to: 17098
5245
/* 12237 */   MCD_OPC_Decode, 162, 13, 138, 2, // Opcode: FCNE_W
5246
/* 12242 */   MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 12257
5247
/* 12247 */   MCD_OPC_CheckPredicate, 30, 238, 18, 0, // Skip to: 17098
5248
/* 12252 */   MCD_OPC_Decode, 161, 13, 139, 2, // Opcode: FCNE_D
5249
/* 12257 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 12272
5250
/* 12262 */   MCD_OPC_CheckPredicate, 30, 223, 18, 0, // Skip to: 17098
5251
/* 12267 */   MCD_OPC_Decode, 250, 18, 137, 2, // Opcode: MUL_Q_H
5252
/* 12272 */   MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 12287
5253
/* 12277 */   MCD_OPC_CheckPredicate, 30, 208, 18, 0, // Skip to: 17098
5254
/* 12282 */   MCD_OPC_Decode, 251, 18, 138, 2, // Opcode: MUL_Q_W
5255
/* 12287 */   MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 12302
5256
/* 12292 */   MCD_OPC_CheckPredicate, 30, 193, 18, 0, // Skip to: 17098
5257
/* 12297 */   MCD_OPC_Decode, 216, 16, 141, 2, // Opcode: MADD_Q_H
5258
/* 12302 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 12317
5259
/* 12307 */   MCD_OPC_CheckPredicate, 30, 178, 18, 0, // Skip to: 17098
5260
/* 12312 */   MCD_OPC_Decode, 217, 16, 142, 2, // Opcode: MADD_Q_W
5261
/* 12317 */   MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 12332
5262
/* 12322 */   MCD_OPC_CheckPredicate, 30, 163, 18, 0, // Skip to: 17098
5263
/* 12327 */   MCD_OPC_Decode, 152, 18, 141, 2, // Opcode: MSUB_Q_H
5264
/* 12332 */   MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 12347
5265
/* 12337 */   MCD_OPC_CheckPredicate, 30, 148, 18, 0, // Skip to: 17098
5266
/* 12342 */   MCD_OPC_Decode, 153, 18, 142, 2, // Opcode: MSUB_Q_W
5267
/* 12347 */   MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 12362
5268
/* 12352 */   MCD_OPC_CheckPredicate, 30, 133, 18, 0, // Skip to: 17098
5269
/* 12357 */   MCD_OPC_Decode, 145, 14, 138, 2, // Opcode: FSOR_W
5270
/* 12362 */   MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 12377
5271
/* 12367 */   MCD_OPC_CheckPredicate, 30, 118, 18, 0, // Skip to: 17098
5272
/* 12372 */   MCD_OPC_Decode, 144, 14, 139, 2, // Opcode: FSOR_D
5273
/* 12377 */   MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 12392
5274
/* 12382 */   MCD_OPC_CheckPredicate, 30, 103, 18, 0, // Skip to: 17098
5275
/* 12387 */   MCD_OPC_Decode, 171, 14, 138, 2, // Opcode: FSUNE_W
5276
/* 12392 */   MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 12407
5277
/* 12397 */   MCD_OPC_CheckPredicate, 30, 88, 18, 0, // Skip to: 17098
5278
/* 12402 */   MCD_OPC_Decode, 170, 14, 139, 2, // Opcode: FSUNE_D
5279
/* 12407 */   MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 12422
5280
/* 12412 */   MCD_OPC_CheckPredicate, 30, 73, 18, 0, // Skip to: 17098
5281
/* 12417 */   MCD_OPC_Decode, 143, 14, 138, 2, // Opcode: FSNE_W
5282
/* 12422 */   MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 12437
5283
/* 12427 */   MCD_OPC_CheckPredicate, 30, 58, 18, 0, // Skip to: 17098
5284
/* 12432 */   MCD_OPC_Decode, 142, 14, 139, 2, // Opcode: FSNE_D
5285
/* 12437 */   MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 12452
5286
/* 12442 */   MCD_OPC_CheckPredicate, 30, 43, 18, 0, // Skip to: 17098
5287
/* 12447 */   MCD_OPC_Decode, 224, 18, 137, 2, // Opcode: MULR_Q_H
5288
/* 12452 */   MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 12467
5289
/* 12457 */   MCD_OPC_CheckPredicate, 30, 28, 18, 0, // Skip to: 17098
5290
/* 12462 */   MCD_OPC_Decode, 225, 18, 138, 2, // Opcode: MULR_Q_W
5291
/* 12467 */   MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 12482
5292
/* 12472 */   MCD_OPC_CheckPredicate, 30, 13, 18, 0, // Skip to: 17098
5293
/* 12477 */   MCD_OPC_Decode, 200, 16, 141, 2, // Opcode: MADDR_Q_H
5294
/* 12482 */   MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 12497
5295
/* 12487 */   MCD_OPC_CheckPredicate, 30, 254, 17, 0, // Skip to: 17098
5296
/* 12492 */   MCD_OPC_Decode, 201, 16, 142, 2, // Opcode: MADDR_Q_W
5297
/* 12497 */   MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 12512
5298
/* 12502 */   MCD_OPC_CheckPredicate, 30, 239, 17, 0, // Skip to: 17098
5299
/* 12507 */   MCD_OPC_Decode, 136, 18, 141, 2, // Opcode: MSUBR_Q_H
5300
/* 12512 */   MCD_OPC_FilterValue, 29, 229, 17, 0, // Skip to: 17098
5301
/* 12517 */   MCD_OPC_CheckPredicate, 30, 224, 17, 0, // Skip to: 17098
5302
/* 12522 */   MCD_OPC_Decode, 137, 18, 142, 2, // Opcode: MSUBR_Q_W
5303
/* 12527 */   MCD_OPC_FilterValue, 30, 76, 3, 0, // Skip to: 13376
5304
/* 12532 */   MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
5305
/* 12535 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 12550
5306
/* 12540 */   MCD_OPC_CheckPredicate, 30, 201, 17, 0, // Skip to: 17098
5307
/* 12545 */   MCD_OPC_Decode, 230, 6, 136, 2, // Opcode: AND_V
5308
/* 12550 */   MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 12565
5309
/* 12555 */   MCD_OPC_CheckPredicate, 30, 186, 17, 0, // Skip to: 17098
5310
/* 12560 */   MCD_OPC_Decode, 174, 19, 136, 2, // Opcode: OR_V
5311
/* 12565 */   MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 12580
5312
/* 12570 */   MCD_OPC_CheckPredicate, 30, 171, 17, 0, // Skip to: 17098
5313
/* 12575 */   MCD_OPC_Decode, 157, 19, 136, 2, // Opcode: NOR_V
5314
/* 12580 */   MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 12595
5315
/* 12585 */   MCD_OPC_CheckPredicate, 30, 156, 17, 0, // Skip to: 17098
5316
/* 12590 */   MCD_OPC_Decode, 183, 24, 136, 2, // Opcode: XOR_V
5317
/* 12595 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 12610
5318
/* 12600 */   MCD_OPC_CheckPredicate, 30, 141, 17, 0, // Skip to: 17098
5319
/* 12605 */   MCD_OPC_Decode, 167, 8, 140, 2, // Opcode: BMNZ_V
5320
/* 12610 */   MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 12625
5321
/* 12615 */   MCD_OPC_CheckPredicate, 30, 126, 17, 0, // Skip to: 17098
5322
/* 12620 */   MCD_OPC_Decode, 169, 8, 140, 2, // Opcode: BMZ_V
5323
/* 12625 */   MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 12640
5324
/* 12630 */   MCD_OPC_CheckPredicate, 30, 111, 17, 0, // Skip to: 17098
5325
/* 12635 */   MCD_OPC_Decode, 220, 8, 140, 2, // Opcode: BSEL_V
5326
/* 12640 */   MCD_OPC_FilterValue, 24, 243, 0, 0, // Skip to: 12888
5327
/* 12645 */   MCD_OPC_ExtractField, 16, 5,  // Inst{20-16} ...
5328
/* 12648 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 12663
5329
/* 12653 */   MCD_OPC_CheckPredicate, 30, 88, 17, 0, // Skip to: 17098
5330
/* 12658 */   MCD_OPC_Decode, 200, 13, 180, 2, // Opcode: FILL_B
5331
/* 12663 */   MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 12678
5332
/* 12668 */   MCD_OPC_CheckPredicate, 30, 73, 17, 0, // Skip to: 17098
5333
/* 12673 */   MCD_OPC_Decode, 202, 13, 181, 2, // Opcode: FILL_H
5334
/* 12678 */   MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 12693
5335
/* 12683 */   MCD_OPC_CheckPredicate, 30, 58, 17, 0, // Skip to: 17098
5336
/* 12688 */   MCD_OPC_Decode, 203, 13, 182, 2, // Opcode: FILL_W
5337
/* 12693 */   MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 12708
5338
/* 12698 */   MCD_OPC_CheckPredicate, 38, 43, 17, 0, // Skip to: 17098
5339
/* 12703 */   MCD_OPC_Decode, 201, 13, 183, 2, // Opcode: FILL_D
5340
/* 12708 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 12723
5341
/* 12713 */   MCD_OPC_CheckPredicate, 30, 28, 17, 0, // Skip to: 17098
5342
/* 12718 */   MCD_OPC_Decode, 193, 19, 172, 2, // Opcode: PCNT_B
5343
/* 12723 */   MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 12738
5344
/* 12728 */   MCD_OPC_CheckPredicate, 30, 13, 17, 0, // Skip to: 17098
5345
/* 12733 */   MCD_OPC_Decode, 195, 19, 184, 2, // Opcode: PCNT_H
5346
/* 12738 */   MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 12753
5347
/* 12743 */   MCD_OPC_CheckPredicate, 30, 254, 16, 0, // Skip to: 17098
5348
/* 12748 */   MCD_OPC_Decode, 196, 19, 185, 2, // Opcode: PCNT_W
5349
/* 12753 */   MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 12768
5350
/* 12758 */   MCD_OPC_CheckPredicate, 30, 239, 16, 0, // Skip to: 17098
5351
/* 12763 */   MCD_OPC_Decode, 194, 19, 186, 2, // Opcode: PCNT_D
5352
/* 12768 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 12783
5353
/* 12773 */   MCD_OPC_CheckPredicate, 30, 224, 16, 0, // Skip to: 17098
5354
/* 12778 */   MCD_OPC_Decode, 131, 19, 172, 2, // Opcode: NLOC_B
5355
/* 12783 */   MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 12798
5356
/* 12788 */   MCD_OPC_CheckPredicate, 30, 209, 16, 0, // Skip to: 17098
5357
/* 12793 */   MCD_OPC_Decode, 133, 19, 184, 2, // Opcode: NLOC_H
5358
/* 12798 */   MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 12813
5359
/* 12803 */   MCD_OPC_CheckPredicate, 30, 194, 16, 0, // Skip to: 17098
5360
/* 12808 */   MCD_OPC_Decode, 134, 19, 185, 2, // Opcode: NLOC_W
5361
/* 12813 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 12828
5362
/* 12818 */   MCD_OPC_CheckPredicate, 30, 179, 16, 0, // Skip to: 17098
5363
/* 12823 */   MCD_OPC_Decode, 132, 19, 186, 2, // Opcode: NLOC_D
5364
/* 12828 */   MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 12843
5365
/* 12833 */   MCD_OPC_CheckPredicate, 30, 164, 16, 0, // Skip to: 17098
5366
/* 12838 */   MCD_OPC_Decode, 135, 19, 172, 2, // Opcode: NLZC_B
5367
/* 12843 */   MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 12858
5368
/* 12848 */   MCD_OPC_CheckPredicate, 30, 149, 16, 0, // Skip to: 17098
5369
/* 12853 */   MCD_OPC_Decode, 137, 19, 184, 2, // Opcode: NLZC_H
5370
/* 12858 */   MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 12873
5371
/* 12863 */   MCD_OPC_CheckPredicate, 30, 134, 16, 0, // Skip to: 17098
5372
/* 12868 */   MCD_OPC_Decode, 138, 19, 185, 2, // Opcode: NLZC_W
5373
/* 12873 */   MCD_OPC_FilterValue, 15, 124, 16, 0, // Skip to: 17098
5374
/* 12878 */   MCD_OPC_CheckPredicate, 30, 119, 16, 0, // Skip to: 17098
5375
/* 12883 */   MCD_OPC_Decode, 136, 19, 186, 2, // Opcode: NLZC_D
5376
/* 12888 */   MCD_OPC_FilterValue, 25, 109, 16, 0, // Skip to: 17098
5377
/* 12893 */   MCD_OPC_ExtractField, 16, 5,  // Inst{20-16} ...
5378
/* 12896 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 12911
5379
/* 12901 */   MCD_OPC_CheckPredicate, 30, 96, 16, 0, // Skip to: 17098
5380
/* 12906 */   MCD_OPC_Decode, 151, 13, 185, 2, // Opcode: FCLASS_W
5381
/* 12911 */   MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 12926
5382
/* 12916 */   MCD_OPC_CheckPredicate, 30, 81, 16, 0, // Skip to: 17098
5383
/* 12921 */   MCD_OPC_Decode, 150, 13, 186, 2, // Opcode: FCLASS_D
5384
/* 12926 */   MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 12941
5385
/* 12931 */   MCD_OPC_CheckPredicate, 30, 66, 16, 0, // Skip to: 17098
5386
/* 12936 */   MCD_OPC_Decode, 181, 14, 185, 2, // Opcode: FTRUNC_S_W
5387
/* 12941 */   MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 12956
5388
/* 12946 */   MCD_OPC_CheckPredicate, 30, 51, 16, 0, // Skip to: 17098
5389
/* 12951 */   MCD_OPC_Decode, 180, 14, 186, 2, // Opcode: FTRUNC_S_D
5390
/* 12956 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 12971
5391
/* 12961 */   MCD_OPC_CheckPredicate, 30, 36, 16, 0, // Skip to: 17098
5392
/* 12966 */   MCD_OPC_Decode, 183, 14, 185, 2, // Opcode: FTRUNC_U_W
5393
/* 12971 */   MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 12986
5394
/* 12976 */   MCD_OPC_CheckPredicate, 30, 21, 16, 0, // Skip to: 17098
5395
/* 12981 */   MCD_OPC_Decode, 182, 14, 186, 2, // Opcode: FTRUNC_U_D
5396
/* 12986 */   MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 13001
5397
/* 12991 */   MCD_OPC_CheckPredicate, 30, 6, 16, 0, // Skip to: 17098
5398
/* 12996 */   MCD_OPC_Decode, 153, 14, 185, 2, // Opcode: FSQRT_W
5399
/* 13001 */   MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 13016
5400
/* 13006 */   MCD_OPC_CheckPredicate, 30, 247, 15, 0, // Skip to: 17098
5401
/* 13011 */   MCD_OPC_Decode, 146, 14, 186, 2, // Opcode: FSQRT_D
5402
/* 13016 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 13031
5403
/* 13021 */   MCD_OPC_CheckPredicate, 30, 232, 15, 0, // Skip to: 17098
5404
/* 13026 */   MCD_OPC_Decode, 133, 14, 185, 2, // Opcode: FRSQRT_W
5405
/* 13031 */   MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 13046
5406
/* 13036 */   MCD_OPC_CheckPredicate, 30, 217, 15, 0, // Skip to: 17098
5407
/* 13041 */   MCD_OPC_Decode, 132, 14, 186, 2, // Opcode: FRSQRT_D
5408
/* 13046 */   MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 13061
5409
/* 13051 */   MCD_OPC_CheckPredicate, 30, 202, 15, 0, // Skip to: 17098
5410
/* 13056 */   MCD_OPC_Decode, 129, 14, 185, 2, // Opcode: FRCP_W
5411
/* 13061 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 13076
5412
/* 13066 */   MCD_OPC_CheckPredicate, 30, 187, 15, 0, // Skip to: 17098
5413
/* 13071 */   MCD_OPC_Decode, 128, 14, 186, 2, // Opcode: FRCP_D
5414
/* 13076 */   MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 13091
5415
/* 13081 */   MCD_OPC_CheckPredicate, 30, 172, 15, 0, // Skip to: 17098
5416
/* 13086 */   MCD_OPC_Decode, 131, 14, 185, 2, // Opcode: FRINT_W
5417
/* 13091 */   MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 13106
5418
/* 13096 */   MCD_OPC_CheckPredicate, 30, 157, 15, 0, // Skip to: 17098
5419
/* 13101 */   MCD_OPC_Decode, 130, 14, 186, 2, // Opcode: FRINT_D
5420
/* 13106 */   MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 13121
5421
/* 13111 */   MCD_OPC_CheckPredicate, 30, 142, 15, 0, // Skip to: 17098
5422
/* 13116 */   MCD_OPC_Decode, 205, 13, 185, 2, // Opcode: FLOG2_W
5423
/* 13121 */   MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 13136
5424
/* 13126 */   MCD_OPC_CheckPredicate, 30, 127, 15, 0, // Skip to: 17098
5425
/* 13131 */   MCD_OPC_Decode, 204, 13, 186, 2, // Opcode: FLOG2_D
5426
/* 13136 */   MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 13151
5427
/* 13141 */   MCD_OPC_CheckPredicate, 30, 112, 15, 0, // Skip to: 17098
5428
/* 13146 */   MCD_OPC_Decode, 189, 13, 187, 2, // Opcode: FEXUPL_W
5429
/* 13151 */   MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 13166
5430
/* 13156 */   MCD_OPC_CheckPredicate, 30, 97, 15, 0, // Skip to: 17098
5431
/* 13161 */   MCD_OPC_Decode, 188, 13, 188, 2, // Opcode: FEXUPL_D
5432
/* 13166 */   MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 13181
5433
/* 13171 */   MCD_OPC_CheckPredicate, 30, 82, 15, 0, // Skip to: 17098
5434
/* 13176 */   MCD_OPC_Decode, 191, 13, 187, 2, // Opcode: FEXUPR_W
5435
/* 13181 */   MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 13196
5436
/* 13186 */   MCD_OPC_CheckPredicate, 30, 67, 15, 0, // Skip to: 17098
5437
/* 13191 */   MCD_OPC_Decode, 190, 13, 188, 2, // Opcode: FEXUPR_D
5438
/* 13196 */   MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 13211
5439
/* 13201 */   MCD_OPC_CheckPredicate, 30, 52, 15, 0, // Skip to: 17098
5440
/* 13206 */   MCD_OPC_Decode, 197, 13, 187, 2, // Opcode: FFQL_W
5441
/* 13211 */   MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 13226
5442
/* 13216 */   MCD_OPC_CheckPredicate, 30, 37, 15, 0, // Skip to: 17098
5443
/* 13221 */   MCD_OPC_Decode, 196, 13, 188, 2, // Opcode: FFQL_D
5444
/* 13226 */   MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 13241
5445
/* 13231 */   MCD_OPC_CheckPredicate, 30, 22, 15, 0, // Skip to: 17098
5446
/* 13236 */   MCD_OPC_Decode, 199, 13, 187, 2, // Opcode: FFQR_W
5447
/* 13241 */   MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 13256
5448
/* 13246 */   MCD_OPC_CheckPredicate, 30, 7, 15, 0, // Skip to: 17098
5449
/* 13251 */   MCD_OPC_Decode, 198, 13, 188, 2, // Opcode: FFQR_D
5450
/* 13256 */   MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 13271
5451
/* 13261 */   MCD_OPC_CheckPredicate, 30, 248, 14, 0, // Skip to: 17098
5452
/* 13266 */   MCD_OPC_Decode, 175, 14, 185, 2, // Opcode: FTINT_S_W
5453
/* 13271 */   MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 13286
5454
/* 13276 */   MCD_OPC_CheckPredicate, 30, 233, 14, 0, // Skip to: 17098
5455
/* 13281 */   MCD_OPC_Decode, 174, 14, 186, 2, // Opcode: FTINT_S_D
5456
/* 13286 */   MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 13301
5457
/* 13291 */   MCD_OPC_CheckPredicate, 30, 218, 14, 0, // Skip to: 17098
5458
/* 13296 */   MCD_OPC_Decode, 177, 14, 185, 2, // Opcode: FTINT_U_W
5459
/* 13301 */   MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 13316
5460
/* 13306 */   MCD_OPC_CheckPredicate, 30, 203, 14, 0, // Skip to: 17098
5461
/* 13311 */   MCD_OPC_Decode, 176, 14, 186, 2, // Opcode: FTINT_U_D
5462
/* 13316 */   MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 13331
5463
/* 13321 */   MCD_OPC_CheckPredicate, 30, 188, 14, 0, // Skip to: 17098
5464
/* 13326 */   MCD_OPC_Decode, 193, 13, 185, 2, // Opcode: FFINT_S_W
5465
/* 13331 */   MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 13346
5466
/* 13336 */   MCD_OPC_CheckPredicate, 30, 173, 14, 0, // Skip to: 17098
5467
/* 13341 */   MCD_OPC_Decode, 192, 13, 186, 2, // Opcode: FFINT_S_D
5468
/* 13346 */   MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 13361
5469
/* 13351 */   MCD_OPC_CheckPredicate, 30, 158, 14, 0, // Skip to: 17098
5470
/* 13356 */   MCD_OPC_Decode, 195, 13, 185, 2, // Opcode: FFINT_U_W
5471
/* 13361 */   MCD_OPC_FilterValue, 31, 148, 14, 0, // Skip to: 17098
5472
/* 13366 */   MCD_OPC_CheckPredicate, 30, 143, 14, 0, // Skip to: 17098
5473
/* 13371 */   MCD_OPC_Decode, 194, 13, 186, 2, // Opcode: FFINT_U_D
5474
/* 13376 */   MCD_OPC_FilterValue, 32, 10, 0, 0, // Skip to: 13391
5475
/* 13381 */   MCD_OPC_CheckPredicate, 30, 128, 14, 0, // Skip to: 17098
5476
/* 13386 */   MCD_OPC_Decode, 198, 15, 189, 2, // Opcode: LD_B
5477
/* 13391 */   MCD_OPC_FilterValue, 33, 10, 0, 0, // Skip to: 13406
5478
/* 13396 */   MCD_OPC_CheckPredicate, 30, 113, 14, 0, // Skip to: 17098
5479
/* 13401 */   MCD_OPC_Decode, 200, 15, 189, 2, // Opcode: LD_H
5480
/* 13406 */   MCD_OPC_FilterValue, 34, 10, 0, 0, // Skip to: 13421
5481
/* 13411 */   MCD_OPC_CheckPredicate, 30, 98, 14, 0, // Skip to: 17098
5482
/* 13416 */   MCD_OPC_Decode, 201, 15, 189, 2, // Opcode: LD_W
5483
/* 13421 */   MCD_OPC_FilterValue, 35, 10, 0, 0, // Skip to: 13436
5484
/* 13426 */   MCD_OPC_CheckPredicate, 30, 83, 14, 0, // Skip to: 17098
5485
/* 13431 */   MCD_OPC_Decode, 199, 15, 189, 2, // Opcode: LD_D
5486
/* 13436 */   MCD_OPC_FilterValue, 36, 10, 0, 0, // Skip to: 13451
5487
/* 13441 */   MCD_OPC_CheckPredicate, 30, 68, 14, 0, // Skip to: 17098
5488
/* 13446 */   MCD_OPC_Decode, 188, 22, 189, 2, // Opcode: ST_B
5489
/* 13451 */   MCD_OPC_FilterValue, 37, 10, 0, 0, // Skip to: 13466
5490
/* 13456 */   MCD_OPC_CheckPredicate, 30, 53, 14, 0, // Skip to: 17098
5491
/* 13461 */   MCD_OPC_Decode, 190, 22, 189, 2, // Opcode: ST_H
5492
/* 13466 */   MCD_OPC_FilterValue, 38, 10, 0, 0, // Skip to: 13481
5493
/* 13471 */   MCD_OPC_CheckPredicate, 30, 38, 14, 0, // Skip to: 17098
5494
/* 13476 */   MCD_OPC_Decode, 191, 22, 189, 2, // Opcode: ST_W
5495
/* 13481 */   MCD_OPC_FilterValue, 39, 28, 14, 0, // Skip to: 17098
5496
/* 13486 */   MCD_OPC_CheckPredicate, 30, 23, 14, 0, // Skip to: 17098
5497
/* 13491 */   MCD_OPC_Decode, 189, 22, 189, 2, // Opcode: ST_D
5498
/* 13496 */   MCD_OPC_FilterValue, 31, 165, 12, 0, // Skip to: 16738
5499
/* 13501 */   MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
5500
/* 13504 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 13519
5501
/* 13509 */   MCD_OPC_CheckPredicate, 28, 0, 14, 0, // Skip to: 17098
5502
/* 13514 */   MCD_OPC_Decode, 227, 12, 190, 2, // Opcode: EXT
5503
/* 13519 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 13534
5504
/* 13524 */   MCD_OPC_CheckPredicate, 28, 241, 13, 0, // Skip to: 17098
5505
/* 13529 */   MCD_OPC_Decode, 220, 14, 191, 2, // Opcode: INS
5506
/* 13534 */   MCD_OPC_FilterValue, 8, 17, 0, 0, // Skip to: 13556
5507
/* 13539 */   MCD_OPC_CheckPredicate, 42, 226, 13, 0, // Skip to: 17098
5508
/* 13544 */   MCD_OPC_CheckField, 6, 5, 0, 219, 13, 0, // Skip to: 17098
5509
/* 13551 */   MCD_OPC_Decode, 254, 13, 192, 2, // Opcode: FORK
5510
/* 13556 */   MCD_OPC_FilterValue, 9, 23, 0, 0, // Skip to: 13584
5511
/* 13561 */   MCD_OPC_CheckPredicate, 42, 204, 13, 0, // Skip to: 17098
5512
/* 13566 */   MCD_OPC_CheckField, 16, 5, 0, 197, 13, 0, // Skip to: 17098
5513
/* 13573 */   MCD_OPC_CheckField, 6, 5, 0, 190, 13, 0, // Skip to: 17098
5514
/* 13580 */   MCD_OPC_Decode, 188, 24, 25, // Opcode: YIELD
5515
/* 13584 */   MCD_OPC_FilterValue, 10, 48, 0, 0, // Skip to: 13637
5516
/* 13589 */   MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
5517
/* 13592 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 13607
5518
/* 13597 */   MCD_OPC_CheckPredicate, 37, 168, 13, 0, // Skip to: 17098
5519
/* 13602 */   MCD_OPC_Decode, 171, 16, 193, 2, // Opcode: LWX
5520
/* 13607 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 13622
5521
/* 13612 */   MCD_OPC_CheckPredicate, 37, 153, 13, 0, // Skip to: 17098
5522
/* 13617 */   MCD_OPC_Decode, 219, 15, 193, 2, // Opcode: LHX
5523
/* 13622 */   MCD_OPC_FilterValue, 6, 143, 13, 0, // Skip to: 17098
5524
/* 13627 */   MCD_OPC_CheckPredicate, 37, 138, 13, 0, // Skip to: 17098
5525
/* 13632 */   MCD_OPC_Decode, 163, 15, 193, 2, // Opcode: LBUX
5526
/* 13637 */   MCD_OPC_FilterValue, 12, 17, 0, 0, // Skip to: 13659
5527
/* 13642 */   MCD_OPC_CheckPredicate, 37, 123, 13, 0, // Skip to: 17098
5528
/* 13647 */   MCD_OPC_CheckField, 6, 10, 0, 116, 13, 0, // Skip to: 17098
5529
/* 13654 */   MCD_OPC_Decode, 225, 14, 194, 2, // Opcode: INSV
5530
/* 13659 */   MCD_OPC_FilterValue, 16, 109, 1, 0, // Skip to: 14029
5531
/* 13664 */   MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
5532
/* 13667 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 13682
5533
/* 13672 */   MCD_OPC_CheckPredicate, 37, 93, 13, 0, // Skip to: 17098
5534
/* 13677 */   MCD_OPC_Decode, 179, 6, 195, 2, // Opcode: ADDU_QB
5535
/* 13682 */   MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 13697
5536
/* 13687 */   MCD_OPC_CheckPredicate, 37, 78, 13, 0, // Skip to: 17098
5537
/* 13692 */   MCD_OPC_Decode, 232, 22, 195, 2, // Opcode: SUBU_QB
5538
/* 13697 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 13712
5539
/* 13702 */   MCD_OPC_CheckPredicate, 37, 63, 13, 0, // Skip to: 17098
5540
/* 13707 */   MCD_OPC_Decode, 183, 6, 195, 2, // Opcode: ADDU_S_QB
5541
/* 13712 */   MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 13727
5542
/* 13717 */   MCD_OPC_CheckPredicate, 37, 48, 13, 0, // Skip to: 17098
5543
/* 13722 */   MCD_OPC_Decode, 236, 22, 195, 2, // Opcode: SUBU_S_QB
5544
/* 13727 */   MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 13742
5545
/* 13732 */   MCD_OPC_CheckPredicate, 37, 33, 13, 0, // Skip to: 17098
5546
/* 13737 */   MCD_OPC_Decode, 211, 18, 195, 2, // Opcode: MULEU_S_PH_QBL
5547
/* 13742 */   MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 13757
5548
/* 13747 */   MCD_OPC_CheckPredicate, 37, 18, 13, 0, // Skip to: 17098
5549
/* 13752 */   MCD_OPC_Decode, 213, 18, 195, 2, // Opcode: MULEU_S_PH_QBR
5550
/* 13757 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 13772
5551
/* 13762 */   MCD_OPC_CheckPredicate, 69, 3, 13, 0, // Skip to: 17098
5552
/* 13767 */   MCD_OPC_Decode, 177, 6, 195, 2, // Opcode: ADDU_PH
5553
/* 13772 */   MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 13787
5554
/* 13777 */   MCD_OPC_CheckPredicate, 69, 244, 12, 0, // Skip to: 17098
5555
/* 13782 */   MCD_OPC_Decode, 230, 22, 195, 2, // Opcode: SUBU_PH
5556
/* 13787 */   MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 13802
5557
/* 13792 */   MCD_OPC_CheckPredicate, 37, 229, 12, 0, // Skip to: 17098
5558
/* 13797 */   MCD_OPC_Decode, 149, 6, 195, 2, // Opcode: ADDQ_PH
5559
/* 13802 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 13817
5560
/* 13807 */   MCD_OPC_CheckPredicate, 37, 214, 12, 0, // Skip to: 17098
5561
/* 13812 */   MCD_OPC_Decode, 201, 22, 195, 2, // Opcode: SUBQ_PH
5562
/* 13817 */   MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 13832
5563
/* 13822 */   MCD_OPC_CheckPredicate, 69, 199, 12, 0, // Skip to: 17098
5564
/* 13827 */   MCD_OPC_Decode, 181, 6, 195, 2, // Opcode: ADDU_S_PH
5565
/* 13832 */   MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 13847
5566
/* 13837 */   MCD_OPC_CheckPredicate, 69, 184, 12, 0, // Skip to: 17098
5567
/* 13842 */   MCD_OPC_Decode, 234, 22, 195, 2, // Opcode: SUBU_S_PH
5568
/* 13847 */   MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 13862
5569
/* 13852 */   MCD_OPC_CheckPredicate, 37, 169, 12, 0, // Skip to: 17098
5570
/* 13857 */   MCD_OPC_Decode, 151, 6, 195, 2, // Opcode: ADDQ_S_PH
5571
/* 13862 */   MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 13877
5572
/* 13867 */   MCD_OPC_CheckPredicate, 37, 154, 12, 0, // Skip to: 17098
5573
/* 13872 */   MCD_OPC_Decode, 203, 22, 195, 2, // Opcode: SUBQ_S_PH
5574
/* 13877 */   MCD_OPC_FilterValue, 16, 9, 0, 0, // Skip to: 13891
5575
/* 13882 */   MCD_OPC_CheckPredicate, 37, 139, 12, 0, // Skip to: 17098
5576
/* 13887 */   MCD_OPC_Decode, 156, 6, 61, // Opcode: ADDSC
5577
/* 13891 */   MCD_OPC_FilterValue, 17, 9, 0, 0, // Skip to: 13905
5578
/* 13896 */   MCD_OPC_CheckPredicate, 37, 125, 12, 0, // Skip to: 17098
5579
/* 13901 */   MCD_OPC_Decode, 193, 6, 61, // Opcode: ADDWC
5580
/* 13905 */   MCD_OPC_FilterValue, 18, 9, 0, 0, // Skip to: 13919
5581
/* 13910 */   MCD_OPC_CheckPredicate, 37, 111, 12, 0, // Skip to: 17098
5582
/* 13915 */   MCD_OPC_Decode, 193, 17, 61, // Opcode: MODSUB
5583
/* 13919 */   MCD_OPC_FilterValue, 20, 17, 0, 0, // Skip to: 13941
5584
/* 13924 */   MCD_OPC_CheckPredicate, 37, 97, 12, 0, // Skip to: 17098
5585
/* 13929 */   MCD_OPC_CheckField, 16, 5, 0, 90, 12, 0, // Skip to: 17098
5586
/* 13936 */   MCD_OPC_Decode, 251, 19, 196, 2, // Opcode: RADDU_W_QB
5587
/* 13941 */   MCD_OPC_FilterValue, 22, 9, 0, 0, // Skip to: 13955
5588
/* 13946 */   MCD_OPC_CheckPredicate, 37, 75, 12, 0, // Skip to: 17098
5589
/* 13951 */   MCD_OPC_Decode, 153, 6, 61, // Opcode: ADDQ_S_W
5590
/* 13955 */   MCD_OPC_FilterValue, 23, 9, 0, 0, // Skip to: 13969
5591
/* 13960 */   MCD_OPC_CheckPredicate, 37, 61, 12, 0, // Skip to: 17098
5592
/* 13965 */   MCD_OPC_Decode, 205, 22, 61, // Opcode: SUBQ_S_W
5593
/* 13969 */   MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 13984
5594
/* 13974 */   MCD_OPC_CheckPredicate, 37, 47, 12, 0, // Skip to: 17098
5595
/* 13979 */   MCD_OPC_Decode, 207, 18, 197, 2, // Opcode: MULEQ_S_W_PHL
5596
/* 13984 */   MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 13999
5597
/* 13989 */   MCD_OPC_CheckPredicate, 37, 32, 12, 0, // Skip to: 17098
5598
/* 13994 */   MCD_OPC_Decode, 209, 18, 197, 2, // Opcode: MULEQ_S_W_PHR
5599
/* 13999 */   MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 14014
5600
/* 14004 */   MCD_OPC_CheckPredicate, 69, 17, 12, 0, // Skip to: 17098
5601
/* 14009 */   MCD_OPC_Decode, 219, 18, 195, 2, // Opcode: MULQ_S_PH
5602
/* 14014 */   MCD_OPC_FilterValue, 31, 7, 12, 0, // Skip to: 17098
5603
/* 14019 */   MCD_OPC_CheckPredicate, 37, 2, 12, 0, // Skip to: 17098
5604
/* 14024 */   MCD_OPC_Decode, 215, 18, 195, 2, // Opcode: MULQ_RS_PH
5605
/* 14029 */   MCD_OPC_FilterValue, 17, 113, 1, 0, // Skip to: 14403
5606
/* 14034 */   MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
5607
/* 14037 */   MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 14058
5608
/* 14042 */   MCD_OPC_CheckPredicate, 37, 235, 11, 0, // Skip to: 17098
5609
/* 14047 */   MCD_OPC_CheckField, 11, 5, 0, 228, 11, 0, // Skip to: 17098
5610
/* 14054 */   MCD_OPC_Decode, 210, 9, 79, // Opcode: CMPU_EQ_QB
5611
/* 14058 */   MCD_OPC_FilterValue, 1, 16, 0, 0, // Skip to: 14079
5612
/* 14063 */   MCD_OPC_CheckPredicate, 37, 214, 11, 0, // Skip to: 17098
5613
/* 14068 */   MCD_OPC_CheckField, 11, 5, 0, 207, 11, 0, // Skip to: 17098
5614
/* 14075 */   MCD_OPC_Decode, 214, 9, 79, // Opcode: CMPU_LT_QB
5615
/* 14079 */   MCD_OPC_FilterValue, 2, 16, 0, 0, // Skip to: 14100
5616
/* 14084 */   MCD_OPC_CheckPredicate, 37, 193, 11, 0, // Skip to: 17098
5617
/* 14089 */   MCD_OPC_CheckField, 11, 5, 0, 186, 11, 0, // Skip to: 17098
5618
/* 14096 */   MCD_OPC_Decode, 212, 9, 79, // Opcode: CMPU_LE_QB
5619
/* 14100 */   MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 14115
5620
/* 14105 */   MCD_OPC_CheckPredicate, 37, 172, 11, 0, // Skip to: 17098
5621
/* 14110 */   MCD_OPC_Decode, 199, 19, 195, 2, // Opcode: PICK_QB
5622
/* 14115 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 14130
5623
/* 14120 */   MCD_OPC_CheckPredicate, 37, 157, 11, 0, // Skip to: 17098
5624
/* 14125 */   MCD_OPC_Decode, 204, 9, 197, 2, // Opcode: CMPGU_EQ_QB
5625
/* 14130 */   MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 14145
5626
/* 14135 */   MCD_OPC_CheckPredicate, 37, 142, 11, 0, // Skip to: 17098
5627
/* 14140 */   MCD_OPC_Decode, 208, 9, 197, 2, // Opcode: CMPGU_LT_QB
5628
/* 14145 */   MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 14160
5629
/* 14150 */   MCD_OPC_CheckPredicate, 37, 127, 11, 0, // Skip to: 17098
5630
/* 14155 */   MCD_OPC_Decode, 206, 9, 197, 2, // Opcode: CMPGU_LE_QB
5631
/* 14160 */   MCD_OPC_FilterValue, 8, 16, 0, 0, // Skip to: 14181
5632
/* 14165 */   MCD_OPC_CheckPredicate, 37, 112, 11, 0, // Skip to: 17098
5633
/* 14170 */   MCD_OPC_CheckField, 11, 5, 0, 105, 11, 0, // Skip to: 17098
5634
/* 14177 */   MCD_OPC_Decode, 220, 9, 79, // Opcode: CMP_EQ_PH
5635
/* 14181 */   MCD_OPC_FilterValue, 9, 16, 0, 0, // Skip to: 14202
5636
/* 14186 */   MCD_OPC_CheckPredicate, 37, 91, 11, 0, // Skip to: 17098
5637
/* 14191 */   MCD_OPC_CheckField, 11, 5, 0, 84, 11, 0, // Skip to: 17098
5638
/* 14198 */   MCD_OPC_Decode, 234, 9, 79, // Opcode: CMP_LT_PH
5639
/* 14202 */   MCD_OPC_FilterValue, 10, 16, 0, 0, // Skip to: 14223
5640
/* 14207 */   MCD_OPC_CheckPredicate, 37, 70, 11, 0, // Skip to: 17098
5641
/* 14212 */   MCD_OPC_CheckField, 11, 5, 0, 63, 11, 0, // Skip to: 17098
5642
/* 14219 */   MCD_OPC_Decode, 228, 9, 79, // Opcode: CMP_LE_PH
5643
/* 14223 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 14238
5644
/* 14228 */   MCD_OPC_CheckPredicate, 37, 49, 11, 0, // Skip to: 17098
5645
/* 14233 */   MCD_OPC_Decode, 197, 19, 195, 2, // Opcode: PICK_PH
5646
/* 14238 */   MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 14253
5647
/* 14243 */   MCD_OPC_CheckPredicate, 37, 34, 11, 0, // Skip to: 17098
5648
/* 14248 */   MCD_OPC_Decode, 228, 19, 195, 2, // Opcode: PRECRQ_QB_PH
5649
/* 14253 */   MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 14268
5650
/* 14258 */   MCD_OPC_CheckPredicate, 69, 19, 11, 0, // Skip to: 17098
5651
/* 14263 */   MCD_OPC_Decode, 232, 19, 195, 2, // Opcode: PRECR_QB_PH
5652
/* 14268 */   MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 14283
5653
/* 14273 */   MCD_OPC_CheckPredicate, 37, 4, 11, 0, // Skip to: 17098
5654
/* 14278 */   MCD_OPC_Decode, 179, 19, 195, 2, // Opcode: PACKRL_PH
5655
/* 14283 */   MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 14298
5656
/* 14288 */   MCD_OPC_CheckPredicate, 37, 245, 10, 0, // Skip to: 17098
5657
/* 14293 */   MCD_OPC_Decode, 224, 19, 195, 2, // Opcode: PRECRQU_S_QB_PH
5658
/* 14298 */   MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 14313
5659
/* 14303 */   MCD_OPC_CheckPredicate, 37, 230, 10, 0, // Skip to: 17098
5660
/* 14308 */   MCD_OPC_Decode, 226, 19, 198, 2, // Opcode: PRECRQ_PH_W
5661
/* 14313 */   MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 14328
5662
/* 14318 */   MCD_OPC_CheckPredicate, 37, 215, 10, 0, // Skip to: 17098
5663
/* 14323 */   MCD_OPC_Decode, 230, 19, 198, 2, // Opcode: PRECRQ_RS_PH_W
5664
/* 14328 */   MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 14343
5665
/* 14333 */   MCD_OPC_CheckPredicate, 69, 200, 10, 0, // Skip to: 17098
5666
/* 14338 */   MCD_OPC_Decode, 198, 9, 197, 2, // Opcode: CMPGDU_EQ_QB
5667
/* 14343 */   MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 14358
5668
/* 14348 */   MCD_OPC_CheckPredicate, 69, 185, 10, 0, // Skip to: 17098
5669
/* 14353 */   MCD_OPC_Decode, 202, 9, 197, 2, // Opcode: CMPGDU_LT_QB
5670
/* 14358 */   MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 14373
5671
/* 14363 */   MCD_OPC_CheckPredicate, 69, 170, 10, 0, // Skip to: 17098
5672
/* 14368 */   MCD_OPC_Decode, 200, 9, 197, 2, // Opcode: CMPGDU_LE_QB
5673
/* 14373 */   MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 14388
5674
/* 14378 */   MCD_OPC_CheckPredicate, 69, 155, 10, 0, // Skip to: 17098
5675
/* 14383 */   MCD_OPC_Decode, 234, 19, 199, 2, // Opcode: PRECR_SRA_PH_W
5676
/* 14388 */   MCD_OPC_FilterValue, 31, 145, 10, 0, // Skip to: 17098
5677
/* 14393 */   MCD_OPC_CheckPredicate, 69, 140, 10, 0, // Skip to: 17098
5678
/* 14398 */   MCD_OPC_Decode, 236, 19, 199, 2, // Opcode: PRECR_SRA_R_PH_W
5679
/* 14403 */   MCD_OPC_FilterValue, 18, 128, 1, 0, // Skip to: 14792
5680
/* 14408 */   MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
5681
/* 14411 */   MCD_OPC_FilterValue, 1, 17, 0, 0, // Skip to: 14433
5682
/* 14416 */   MCD_OPC_CheckPredicate, 69, 117, 10, 0, // Skip to: 17098
5683
/* 14421 */   MCD_OPC_CheckField, 21, 5, 0, 110, 10, 0, // Skip to: 17098
5684
/* 14428 */   MCD_OPC_Decode, 247, 5, 200, 2, // Opcode: ABSQ_S_QB
5685
/* 14433 */   MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 14448
5686
/* 14438 */   MCD_OPC_CheckPredicate, 37, 95, 10, 0, // Skip to: 17098
5687
/* 14443 */   MCD_OPC_Decode, 146, 20, 201, 2, // Opcode: REPL_QB
5688
/* 14448 */   MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 14470
5689
/* 14453 */   MCD_OPC_CheckPredicate, 37, 80, 10, 0, // Skip to: 17098
5690
/* 14458 */   MCD_OPC_CheckField, 21, 5, 0, 73, 10, 0, // Skip to: 17098
5691
/* 14465 */   MCD_OPC_Decode, 142, 20, 202, 2, // Opcode: REPLV_QB
5692
/* 14470 */   MCD_OPC_FilterValue, 4, 17, 0, 0, // Skip to: 14492
5693
/* 14475 */   MCD_OPC_CheckPredicate, 37, 58, 10, 0, // Skip to: 17098
5694
/* 14480 */   MCD_OPC_CheckField, 21, 5, 0, 51, 10, 0, // Skip to: 17098
5695
/* 14487 */   MCD_OPC_Decode, 204, 19, 200, 2, // Opcode: PRECEQU_PH_QBL
5696
/* 14492 */   MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 14514
5697
/* 14497 */   MCD_OPC_CheckPredicate, 37, 36, 10, 0, // Skip to: 17098
5698
/* 14502 */   MCD_OPC_CheckField, 21, 5, 0, 29, 10, 0, // Skip to: 17098
5699
/* 14509 */   MCD_OPC_Decode, 208, 19, 200, 2, // Opcode: PRECEQU_PH_QBR
5700
/* 14514 */   MCD_OPC_FilterValue, 6, 17, 0, 0, // Skip to: 14536
5701
/* 14519 */   MCD_OPC_CheckPredicate, 37, 14, 10, 0, // Skip to: 17098
5702
/* 14524 */   MCD_OPC_CheckField, 21, 5, 0, 7, 10, 0, // Skip to: 17098
5703
/* 14531 */   MCD_OPC_Decode, 205, 19, 200, 2, // Opcode: PRECEQU_PH_QBLA
5704
/* 14536 */   MCD_OPC_FilterValue, 7, 17, 0, 0, // Skip to: 14558
5705
/* 14541 */   MCD_OPC_CheckPredicate, 37, 248, 9, 0, // Skip to: 17098
5706
/* 14546 */   MCD_OPC_CheckField, 21, 5, 0, 241, 9, 0, // Skip to: 17098
5707
/* 14553 */   MCD_OPC_Decode, 209, 19, 200, 2, // Opcode: PRECEQU_PH_QBRA
5708
/* 14558 */   MCD_OPC_FilterValue, 9, 17, 0, 0, // Skip to: 14580
5709
/* 14563 */   MCD_OPC_CheckPredicate, 37, 226, 9, 0, // Skip to: 17098
5710
/* 14568 */   MCD_OPC_CheckField, 21, 5, 0, 219, 9, 0, // Skip to: 17098
5711
/* 14575 */   MCD_OPC_Decode, 245, 5, 200, 2, // Opcode: ABSQ_S_PH
5712
/* 14580 */   MCD_OPC_FilterValue, 10, 9, 0, 0, // Skip to: 14594
5713
/* 14585 */   MCD_OPC_CheckPredicate, 37, 204, 9, 0, // Skip to: 17098
5714
/* 14590 */   MCD_OPC_Decode, 144, 20, 96, // Opcode: REPL_PH
5715
/* 14594 */   MCD_OPC_FilterValue, 11, 17, 0, 0, // Skip to: 14616
5716
/* 14599 */   MCD_OPC_CheckPredicate, 37, 190, 9, 0, // Skip to: 17098
5717
/* 14604 */   MCD_OPC_CheckField, 21, 5, 0, 183, 9, 0, // Skip to: 17098
5718
/* 14611 */   MCD_OPC_Decode, 140, 20, 202, 2, // Opcode: REPLV_PH
5719
/* 14616 */   MCD_OPC_FilterValue, 12, 17, 0, 0, // Skip to: 14638
5720
/* 14621 */   MCD_OPC_CheckPredicate, 37, 168, 9, 0, // Skip to: 17098
5721
/* 14626 */   MCD_OPC_CheckField, 21, 5, 0, 161, 9, 0, // Skip to: 17098
5722
/* 14633 */   MCD_OPC_Decode, 212, 19, 203, 2, // Opcode: PRECEQ_W_PHL
5723
/* 14638 */   MCD_OPC_FilterValue, 13, 17, 0, 0, // Skip to: 14660
5724
/* 14643 */   MCD_OPC_CheckPredicate, 37, 146, 9, 0, // Skip to: 17098
5725
/* 14648 */   MCD_OPC_CheckField, 21, 5, 0, 139, 9, 0, // Skip to: 17098
5726
/* 14655 */   MCD_OPC_Decode, 214, 19, 203, 2, // Opcode: PRECEQ_W_PHR
5727
/* 14660 */   MCD_OPC_FilterValue, 17, 17, 0, 0, // Skip to: 14682
5728
/* 14665 */   MCD_OPC_CheckPredicate, 37, 124, 9, 0, // Skip to: 17098
5729
/* 14670 */   MCD_OPC_CheckField, 21, 5, 0, 117, 9, 0, // Skip to: 17098
5730
/* 14677 */   MCD_OPC_Decode, 249, 5, 204, 2, // Opcode: ABSQ_S_W
5731
/* 14682 */   MCD_OPC_FilterValue, 27, 17, 0, 0, // Skip to: 14704
5732
/* 14687 */   MCD_OPC_CheckPredicate, 37, 102, 9, 0, // Skip to: 17098
5733
/* 14692 */   MCD_OPC_CheckField, 21, 5, 0, 95, 9, 0, // Skip to: 17098
5734
/* 14699 */   MCD_OPC_Decode, 129, 8, 204, 2, // Opcode: BITREV
5735
/* 14704 */   MCD_OPC_FilterValue, 28, 17, 0, 0, // Skip to: 14726
5736
/* 14709 */   MCD_OPC_CheckPredicate, 37, 80, 9, 0, // Skip to: 17098
5737
/* 14714 */   MCD_OPC_CheckField, 21, 5, 0, 73, 9, 0, // Skip to: 17098
5738
/* 14721 */   MCD_OPC_Decode, 216, 19, 200, 2, // Opcode: PRECEU_PH_QBL
5739
/* 14726 */   MCD_OPC_FilterValue, 29, 17, 0, 0, // Skip to: 14748
5740
/* 14731 */   MCD_OPC_CheckPredicate, 37, 58, 9, 0, // Skip to: 17098
5741
/* 14736 */   MCD_OPC_CheckField, 21, 5, 0, 51, 9, 0, // Skip to: 17098
5742
/* 14743 */   MCD_OPC_Decode, 220, 19, 200, 2, // Opcode: PRECEU_PH_QBR
5743
/* 14748 */   MCD_OPC_FilterValue, 30, 17, 0, 0, // Skip to: 14770
5744
/* 14753 */   MCD_OPC_CheckPredicate, 37, 36, 9, 0, // Skip to: 17098
5745
/* 14758 */   MCD_OPC_CheckField, 21, 5, 0, 29, 9, 0, // Skip to: 17098
5746
/* 14765 */   MCD_OPC_Decode, 217, 19, 200, 2, // Opcode: PRECEU_PH_QBLA
5747
/* 14770 */   MCD_OPC_FilterValue, 31, 19, 9, 0, // Skip to: 17098
5748
/* 14775 */   MCD_OPC_CheckPredicate, 37, 14, 9, 0, // Skip to: 17098
5749
/* 14780 */   MCD_OPC_CheckField, 21, 5, 0, 7, 9, 0, // Skip to: 17098
5750
/* 14787 */   MCD_OPC_Decode, 221, 19, 200, 2, // Opcode: PRECEU_PH_QBRA
5751
/* 14792 */   MCD_OPC_FilterValue, 19, 75, 1, 0, // Skip to: 15128
5752
/* 14797 */   MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
5753
/* 14800 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 14815
5754
/* 14805 */   MCD_OPC_CheckPredicate, 37, 240, 8, 0, // Skip to: 17098
5755
/* 14810 */   MCD_OPC_Decode, 168, 21, 205, 2, // Opcode: SHLL_QB
5756
/* 14815 */   MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 14830
5757
/* 14820 */   MCD_OPC_CheckPredicate, 37, 225, 8, 0, // Skip to: 17098
5758
/* 14825 */   MCD_OPC_Decode, 200, 21, 205, 2, // Opcode: SHRL_QB
5759
/* 14830 */   MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 14845
5760
/* 14835 */   MCD_OPC_CheckPredicate, 37, 210, 8, 0, // Skip to: 17098
5761
/* 14840 */   MCD_OPC_Decode, 160, 21, 206, 2, // Opcode: SHLLV_QB
5762
/* 14845 */   MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 14860
5763
/* 14850 */   MCD_OPC_CheckPredicate, 37, 195, 8, 0, // Skip to: 17098
5764
/* 14855 */   MCD_OPC_Decode, 196, 21, 206, 2, // Opcode: SHRLV_QB
5765
/* 14860 */   MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 14875
5766
/* 14865 */   MCD_OPC_CheckPredicate, 69, 180, 8, 0, // Skip to: 17098
5767
/* 14870 */   MCD_OPC_Decode, 186, 21, 205, 2, // Opcode: SHRA_QB
5768
/* 14875 */   MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 14890
5769
/* 14880 */   MCD_OPC_CheckPredicate, 69, 165, 8, 0, // Skip to: 17098
5770
/* 14885 */   MCD_OPC_Decode, 190, 21, 205, 2, // Opcode: SHRA_R_QB
5771
/* 14890 */   MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 14905
5772
/* 14895 */   MCD_OPC_CheckPredicate, 69, 150, 8, 0, // Skip to: 17098
5773
/* 14900 */   MCD_OPC_Decode, 176, 21, 206, 2, // Opcode: SHRAV_QB
5774
/* 14905 */   MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 14920
5775
/* 14910 */   MCD_OPC_CheckPredicate, 69, 135, 8, 0, // Skip to: 17098
5776
/* 14915 */   MCD_OPC_Decode, 180, 21, 206, 2, // Opcode: SHRAV_R_QB
5777
/* 14920 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 14935
5778
/* 14925 */   MCD_OPC_CheckPredicate, 37, 120, 8, 0, // Skip to: 17098
5779
/* 14930 */   MCD_OPC_Decode, 166, 21, 205, 2, // Opcode: SHLL_PH
5780
/* 14935 */   MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 14950
5781
/* 14940 */   MCD_OPC_CheckPredicate, 37, 105, 8, 0, // Skip to: 17098
5782
/* 14945 */   MCD_OPC_Decode, 184, 21, 205, 2, // Opcode: SHRA_PH
5783
/* 14950 */   MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 14965
5784
/* 14955 */   MCD_OPC_CheckPredicate, 37, 90, 8, 0, // Skip to: 17098
5785
/* 14960 */   MCD_OPC_Decode, 158, 21, 206, 2, // Opcode: SHLLV_PH
5786
/* 14965 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 14980
5787
/* 14970 */   MCD_OPC_CheckPredicate, 37, 75, 8, 0, // Skip to: 17098
5788
/* 14975 */   MCD_OPC_Decode, 174, 21, 206, 2, // Opcode: SHRAV_PH
5789
/* 14980 */   MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 14995
5790
/* 14985 */   MCD_OPC_CheckPredicate, 37, 60, 8, 0, // Skip to: 17098
5791
/* 14990 */   MCD_OPC_Decode, 170, 21, 205, 2, // Opcode: SHLL_S_PH
5792
/* 14995 */   MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 15010
5793
/* 15000 */   MCD_OPC_CheckPredicate, 37, 45, 8, 0, // Skip to: 17098
5794
/* 15005 */   MCD_OPC_Decode, 188, 21, 205, 2, // Opcode: SHRA_R_PH
5795
/* 15010 */   MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 15025
5796
/* 15015 */   MCD_OPC_CheckPredicate, 37, 30, 8, 0, // Skip to: 17098
5797
/* 15020 */   MCD_OPC_Decode, 162, 21, 206, 2, // Opcode: SHLLV_S_PH
5798
/* 15025 */   MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 15040
5799
/* 15030 */   MCD_OPC_CheckPredicate, 37, 15, 8, 0, // Skip to: 17098
5800
/* 15035 */   MCD_OPC_Decode, 178, 21, 206, 2, // Opcode: SHRAV_R_PH
5801
/* 15040 */   MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 15055
5802
/* 15045 */   MCD_OPC_CheckPredicate, 37, 0, 8, 0, // Skip to: 17098
5803
/* 15050 */   MCD_OPC_Decode, 172, 21, 207, 2, // Opcode: SHLL_S_W
5804
/* 15055 */   MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 15070
5805
/* 15060 */   MCD_OPC_CheckPredicate, 37, 241, 7, 0, // Skip to: 17098
5806
/* 15065 */   MCD_OPC_Decode, 192, 21, 207, 2, // Opcode: SHRA_R_W
5807
/* 15070 */   MCD_OPC_FilterValue, 22, 9, 0, 0, // Skip to: 15084
5808
/* 15075 */   MCD_OPC_CheckPredicate, 37, 226, 7, 0, // Skip to: 17098
5809
/* 15080 */   MCD_OPC_Decode, 164, 21, 55, // Opcode: SHLLV_S_W
5810
/* 15084 */   MCD_OPC_FilterValue, 23, 9, 0, 0, // Skip to: 15098
5811
/* 15089 */   MCD_OPC_CheckPredicate, 37, 212, 7, 0, // Skip to: 17098
5812
/* 15094 */   MCD_OPC_Decode, 182, 21, 55, // Opcode: SHRAV_R_W
5813
/* 15098 */   MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 15113
5814
/* 15103 */   MCD_OPC_CheckPredicate, 69, 198, 7, 0, // Skip to: 17098
5815
/* 15108 */   MCD_OPC_Decode, 198, 21, 205, 2, // Opcode: SHRL_PH
5816
/* 15113 */   MCD_OPC_FilterValue, 27, 188, 7, 0, // Skip to: 17098
5817
/* 15118 */   MCD_OPC_CheckPredicate, 69, 183, 7, 0, // Skip to: 17098
5818
/* 15123 */   MCD_OPC_Decode, 194, 21, 206, 2, // Opcode: SHRLV_PH
5819
/* 15128 */   MCD_OPC_FilterValue, 24, 237, 0, 0, // Skip to: 15370
5820
/* 15133 */   MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
5821
/* 15136 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 15151
5822
/* 15141 */   MCD_OPC_CheckPredicate, 69, 160, 7, 0, // Skip to: 17098
5823
/* 15146 */   MCD_OPC_Decode, 172, 6, 195, 2, // Opcode: ADDUH_QB
5824
/* 15151 */   MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 15166
5825
/* 15156 */   MCD_OPC_CheckPredicate, 69, 145, 7, 0, // Skip to: 17098
5826
/* 15161 */   MCD_OPC_Decode, 225, 22, 195, 2, // Opcode: SUBUH_QB
5827
/* 15166 */   MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 15181
5828
/* 15171 */   MCD_OPC_CheckPredicate, 69, 130, 7, 0, // Skip to: 17098
5829
/* 15176 */   MCD_OPC_Decode, 174, 6, 195, 2, // Opcode: ADDUH_R_QB
5830
/* 15181 */   MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 15196
5831
/* 15186 */   MCD_OPC_CheckPredicate, 69, 115, 7, 0, // Skip to: 17098
5832
/* 15191 */   MCD_OPC_Decode, 227, 22, 195, 2, // Opcode: SUBUH_R_QB
5833
/* 15196 */   MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 15211
5834
/* 15201 */   MCD_OPC_CheckPredicate, 69, 100, 7, 0, // Skip to: 17098
5835
/* 15206 */   MCD_OPC_Decode, 141, 6, 195, 2, // Opcode: ADDQH_PH
5836
/* 15211 */   MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 15226
5837
/* 15216 */   MCD_OPC_CheckPredicate, 69, 85, 7, 0, // Skip to: 17098
5838
/* 15221 */   MCD_OPC_Decode, 193, 22, 195, 2, // Opcode: SUBQH_PH
5839
/* 15226 */   MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 15241
5840
/* 15231 */   MCD_OPC_CheckPredicate, 69, 70, 7, 0, // Skip to: 17098
5841
/* 15236 */   MCD_OPC_Decode, 143, 6, 195, 2, // Opcode: ADDQH_R_PH
5842
/* 15241 */   MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 15256
5843
/* 15246 */   MCD_OPC_CheckPredicate, 69, 55, 7, 0, // Skip to: 17098
5844
/* 15251 */   MCD_OPC_Decode, 195, 22, 195, 2, // Opcode: SUBQH_R_PH
5845
/* 15256 */   MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 15271
5846
/* 15261 */   MCD_OPC_CheckPredicate, 69, 40, 7, 0, // Skip to: 17098
5847
/* 15266 */   MCD_OPC_Decode, 248, 18, 195, 2, // Opcode: MUL_PH
5848
/* 15271 */   MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 15286
5849
/* 15276 */   MCD_OPC_CheckPredicate, 69, 25, 7, 0, // Skip to: 17098
5850
/* 15281 */   MCD_OPC_Decode, 253, 18, 195, 2, // Opcode: MUL_S_PH
5851
/* 15286 */   MCD_OPC_FilterValue, 16, 9, 0, 0, // Skip to: 15300
5852
/* 15291 */   MCD_OPC_CheckPredicate, 69, 10, 7, 0, // Skip to: 17098
5853
/* 15296 */   MCD_OPC_Decode, 147, 6, 61, // Opcode: ADDQH_W
5854
/* 15300 */   MCD_OPC_FilterValue, 17, 9, 0, 0, // Skip to: 15314
5855
/* 15305 */   MCD_OPC_CheckPredicate, 69, 252, 6, 0, // Skip to: 17098
5856
/* 15310 */   MCD_OPC_Decode, 199, 22, 61, // Opcode: SUBQH_W
5857
/* 15314 */   MCD_OPC_FilterValue, 18, 9, 0, 0, // Skip to: 15328
5858
/* 15319 */   MCD_OPC_CheckPredicate, 69, 238, 6, 0, // Skip to: 17098
5859
/* 15324 */   MCD_OPC_Decode, 145, 6, 61, // Opcode: ADDQH_R_W
5860
/* 15328 */   MCD_OPC_FilterValue, 19, 9, 0, 0, // Skip to: 15342
5861
/* 15333 */   MCD_OPC_CheckPredicate, 69, 224, 6, 0, // Skip to: 17098
5862
/* 15338 */   MCD_OPC_Decode, 197, 22, 61, // Opcode: SUBQH_R_W
5863
/* 15342 */   MCD_OPC_FilterValue, 22, 9, 0, 0, // Skip to: 15356
5864
/* 15347 */   MCD_OPC_CheckPredicate, 69, 210, 6, 0, // Skip to: 17098
5865
/* 15352 */   MCD_OPC_Decode, 221, 18, 61, // Opcode: MULQ_S_W
5866
/* 15356 */   MCD_OPC_FilterValue, 23, 201, 6, 0, // Skip to: 17098
5867
/* 15361 */   MCD_OPC_CheckPredicate, 69, 196, 6, 0, // Skip to: 17098
5868
/* 15366 */   MCD_OPC_Decode, 217, 18, 61, // Opcode: MULQ_RS_W
5869
/* 15370 */   MCD_OPC_FilterValue, 25, 17, 0, 0, // Skip to: 15392
5870
/* 15375 */   MCD_OPC_CheckPredicate, 70, 182, 6, 0, // Skip to: 17098
5871
/* 15380 */   MCD_OPC_CheckField, 6, 1, 0, 175, 6, 0, // Skip to: 17098
5872
/* 15387 */   MCD_OPC_Decode, 151, 16, 208, 2, // Opcode: LWLE
5873
/* 15392 */   MCD_OPC_FilterValue, 26, 17, 0, 0, // Skip to: 15414
5874
/* 15397 */   MCD_OPC_CheckPredicate, 70, 160, 6, 0, // Skip to: 17098
5875
/* 15402 */   MCD_OPC_CheckField, 6, 1, 0, 153, 6, 0, // Skip to: 17098
5876
/* 15409 */   MCD_OPC_Decode, 164, 16, 208, 2, // Opcode: LWRE
5877
/* 15414 */   MCD_OPC_FilterValue, 27, 17, 0, 0, // Skip to: 15436
5878
/* 15419 */   MCD_OPC_CheckPredicate, 44, 138, 6, 0, // Skip to: 17098
5879
/* 15424 */   MCD_OPC_CheckField, 6, 1, 0, 131, 6, 0, // Skip to: 17098
5880
/* 15431 */   MCD_OPC_Decode, 247, 8, 209, 2, // Opcode: CACHEE
5881
/* 15436 */   MCD_OPC_FilterValue, 28, 17, 0, 0, // Skip to: 15458
5882
/* 15441 */   MCD_OPC_CheckPredicate, 44, 116, 6, 0, // Skip to: 17098
5883
/* 15446 */   MCD_OPC_CheckField, 6, 1, 0, 109, 6, 0, // Skip to: 17098
5884
/* 15453 */   MCD_OPC_Decode, 198, 20, 208, 2, // Opcode: SBE
5885
/* 15458 */   MCD_OPC_FilterValue, 29, 17, 0, 0, // Skip to: 15480
5886
/* 15463 */   MCD_OPC_CheckPredicate, 44, 94, 6, 0, // Skip to: 17098
5887
/* 15468 */   MCD_OPC_CheckField, 6, 1, 0, 87, 6, 0, // Skip to: 17098
5888
/* 15475 */   MCD_OPC_Decode, 148, 21, 208, 2, // Opcode: SHE
5889
/* 15480 */   MCD_OPC_FilterValue, 30, 17, 0, 0, // Skip to: 15502
5890
/* 15485 */   MCD_OPC_CheckPredicate, 44, 72, 6, 0, // Skip to: 17098
5891
/* 15490 */   MCD_OPC_CheckField, 6, 1, 0, 65, 6, 0, // Skip to: 17098
5892
/* 15497 */   MCD_OPC_Decode, 211, 20, 208, 2, // Opcode: SCE
5893
/* 15502 */   MCD_OPC_FilterValue, 31, 17, 0, 0, // Skip to: 15524
5894
/* 15507 */   MCD_OPC_CheckPredicate, 44, 50, 6, 0, // Skip to: 17098
5895
/* 15512 */   MCD_OPC_CheckField, 6, 1, 0, 43, 6, 0, // Skip to: 17098
5896
/* 15519 */   MCD_OPC_Decode, 142, 23, 208, 2, // Opcode: SWE
5897
/* 15524 */   MCD_OPC_FilterValue, 32, 69, 0, 0, // Skip to: 15598
5898
/* 15529 */   MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
5899
/* 15532 */   MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 15554
5900
/* 15537 */   MCD_OPC_CheckPredicate, 28, 20, 6, 0, // Skip to: 17098
5901
/* 15542 */   MCD_OPC_CheckField, 21, 5, 0, 13, 6, 0, // Skip to: 17098
5902
/* 15549 */   MCD_OPC_Decode, 169, 24, 204, 2, // Opcode: WSBH
5903
/* 15554 */   MCD_OPC_FilterValue, 16, 17, 0, 0, // Skip to: 15576
5904
/* 15559 */   MCD_OPC_CheckPredicate, 28, 254, 5, 0, // Skip to: 17098
5905
/* 15564 */   MCD_OPC_CheckField, 21, 5, 0, 247, 5, 0, // Skip to: 17098
5906
/* 15571 */   MCD_OPC_Decode, 242, 20, 204, 2, // Opcode: SEB
5907
/* 15576 */   MCD_OPC_FilterValue, 24, 237, 5, 0, // Skip to: 17098
5908
/* 15581 */   MCD_OPC_CheckPredicate, 28, 232, 5, 0, // Skip to: 17098
5909
/* 15586 */   MCD_OPC_CheckField, 21, 5, 0, 225, 5, 0, // Skip to: 17098
5910
/* 15593 */   MCD_OPC_Decode, 246, 20, 204, 2, // Opcode: SEH
5911
/* 15598 */   MCD_OPC_FilterValue, 33, 17, 0, 0, // Skip to: 15620
5912
/* 15603 */   MCD_OPC_CheckPredicate, 70, 210, 5, 0, // Skip to: 17098
5913
/* 15608 */   MCD_OPC_CheckField, 6, 1, 0, 203, 5, 0, // Skip to: 17098
5914
/* 15615 */   MCD_OPC_Decode, 148, 23, 208, 2, // Opcode: SWLE
5915
/* 15620 */   MCD_OPC_FilterValue, 34, 17, 0, 0, // Skip to: 15642
5916
/* 15625 */   MCD_OPC_CheckPredicate, 70, 188, 5, 0, // Skip to: 17098
5917
/* 15630 */   MCD_OPC_CheckField, 6, 1, 0, 181, 5, 0, // Skip to: 17098
5918
/* 15637 */   MCD_OPC_Decode, 159, 23, 208, 2, // Opcode: SWRE
5919
/* 15642 */   MCD_OPC_FilterValue, 35, 17, 0, 0, // Skip to: 15664
5920
/* 15647 */   MCD_OPC_CheckPredicate, 44, 166, 5, 0, // Skip to: 17098
5921
/* 15652 */   MCD_OPC_CheckField, 6, 1, 0, 159, 5, 0, // Skip to: 17098
5922
/* 15659 */   MCD_OPC_Decode, 239, 19, 209, 2, // Opcode: PREFE
5923
/* 15664 */   MCD_OPC_FilterValue, 40, 17, 0, 0, // Skip to: 15686
5924
/* 15669 */   MCD_OPC_CheckPredicate, 44, 144, 5, 0, // Skip to: 17098
5925
/* 15674 */   MCD_OPC_CheckField, 6, 1, 0, 137, 5, 0, // Skip to: 17098
5926
/* 15681 */   MCD_OPC_Decode, 176, 15, 208, 2, // Opcode: LBuE
5927
/* 15686 */   MCD_OPC_FilterValue, 41, 17, 0, 0, // Skip to: 15708
5928
/* 15691 */   MCD_OPC_CheckPredicate, 44, 122, 5, 0, // Skip to: 17098
5929
/* 15696 */   MCD_OPC_CheckField, 6, 1, 0, 115, 5, 0, // Skip to: 17098
5930
/* 15703 */   MCD_OPC_Decode, 228, 15, 208, 2, // Opcode: LHuE
5931
/* 15708 */   MCD_OPC_FilterValue, 44, 17, 0, 0, // Skip to: 15730
5932
/* 15713 */   MCD_OPC_CheckPredicate, 44, 100, 5, 0, // Skip to: 17098
5933
/* 15718 */   MCD_OPC_CheckField, 6, 1, 0, 93, 5, 0, // Skip to: 17098
5934
/* 15725 */   MCD_OPC_Decode, 157, 15, 208, 2, // Opcode: LBE
5935
/* 15730 */   MCD_OPC_FilterValue, 45, 17, 0, 0, // Skip to: 15752
5936
/* 15735 */   MCD_OPC_CheckPredicate, 44, 78, 5, 0, // Skip to: 17098
5937
/* 15740 */   MCD_OPC_CheckField, 6, 1, 0, 71, 5, 0, // Skip to: 17098
5938
/* 15747 */   MCD_OPC_Decode, 209, 15, 208, 2, // Opcode: LHE
5939
/* 15752 */   MCD_OPC_FilterValue, 46, 17, 0, 0, // Skip to: 15774
5940
/* 15757 */   MCD_OPC_CheckPredicate, 44, 56, 5, 0, // Skip to: 17098
5941
/* 15762 */   MCD_OPC_CheckField, 6, 1, 0, 49, 5, 0, // Skip to: 17098
5942
/* 15769 */   MCD_OPC_Decode, 240, 15, 208, 2, // Opcode: LLE
5943
/* 15774 */   MCD_OPC_FilterValue, 47, 17, 0, 0, // Skip to: 15796
5944
/* 15779 */   MCD_OPC_CheckPredicate, 44, 34, 5, 0, // Skip to: 17098
5945
/* 15784 */   MCD_OPC_CheckField, 6, 1, 0, 27, 5, 0, // Skip to: 17098
5946
/* 15791 */   MCD_OPC_Decode, 144, 16, 208, 2, // Opcode: LWE
5947
/* 15796 */   MCD_OPC_FilterValue, 48, 231, 1, 0, // Skip to: 16288
5948
/* 15801 */   MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
5949
/* 15804 */   MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 15826
5950
/* 15809 */   MCD_OPC_CheckPredicate, 69, 4, 5, 0, // Skip to: 17098
5951
/* 15814 */   MCD_OPC_CheckField, 13, 3, 0, 253, 4, 0, // Skip to: 17098
5952
/* 15821 */   MCD_OPC_Decode, 156, 12, 243, 1, // Opcode: DPA_W_PH
5953
/* 15826 */   MCD_OPC_FilterValue, 1, 17, 0, 0, // Skip to: 15848
5954
/* 15831 */   MCD_OPC_CheckPredicate, 69, 238, 4, 0, // Skip to: 17098
5955
/* 15836 */   MCD_OPC_CheckField, 13, 3, 0, 231, 4, 0, // Skip to: 17098
5956
/* 15843 */   MCD_OPC_Decode, 179, 12, 243, 1, // Opcode: DPS_W_PH
5957
/* 15848 */   MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 15870
5958
/* 15853 */   MCD_OPC_CheckPredicate, 69, 216, 4, 0, // Skip to: 17098
5959
/* 15858 */   MCD_OPC_CheckField, 13, 3, 0, 209, 4, 0, // Skip to: 17098
5960
/* 15865 */   MCD_OPC_Decode, 228, 18, 243, 1, // Opcode: MULSA_W_PH
5961
/* 15870 */   MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 15892
5962
/* 15875 */   MCD_OPC_CheckPredicate, 37, 194, 4, 0, // Skip to: 17098
5963
/* 15880 */   MCD_OPC_CheckField, 13, 3, 0, 187, 4, 0, // Skip to: 17098
5964
/* 15887 */   MCD_OPC_Decode, 150, 12, 243, 1, // Opcode: DPAU_H_QBL
5965
/* 15892 */   MCD_OPC_FilterValue, 4, 17, 0, 0, // Skip to: 15914
5966
/* 15897 */   MCD_OPC_CheckPredicate, 37, 172, 4, 0, // Skip to: 17098
5967
/* 15902 */   MCD_OPC_CheckField, 13, 3, 0, 165, 4, 0, // Skip to: 17098
5968
/* 15909 */   MCD_OPC_Decode, 148, 12, 243, 1, // Opcode: DPAQ_S_W_PH
5969
/* 15914 */   MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 15936
5970
/* 15919 */   MCD_OPC_CheckPredicate, 37, 150, 4, 0, // Skip to: 17098
5971
/* 15924 */   MCD_OPC_CheckField, 13, 3, 0, 143, 4, 0, // Skip to: 17098
5972
/* 15931 */   MCD_OPC_Decode, 165, 12, 243, 1, // Opcode: DPSQ_S_W_PH
5973
/* 15936 */   MCD_OPC_FilterValue, 6, 17, 0, 0, // Skip to: 15958
5974
/* 15941 */   MCD_OPC_CheckPredicate, 37, 128, 4, 0, // Skip to: 17098
5975
/* 15946 */   MCD_OPC_CheckField, 13, 3, 0, 121, 4, 0, // Skip to: 17098
5976
/* 15953 */   MCD_OPC_Decode, 226, 18, 243, 1, // Opcode: MULSAQ_S_W_PH
5977
/* 15958 */   MCD_OPC_FilterValue, 7, 17, 0, 0, // Skip to: 15980
5978
/* 15963 */   MCD_OPC_CheckPredicate, 37, 106, 4, 0, // Skip to: 17098
5979
/* 15968 */   MCD_OPC_CheckField, 13, 3, 0, 99, 4, 0, // Skip to: 17098
5980
/* 15975 */   MCD_OPC_Decode, 152, 12, 243, 1, // Opcode: DPAU_H_QBR
5981
/* 15980 */   MCD_OPC_FilterValue, 8, 17, 0, 0, // Skip to: 16002
5982
/* 15985 */   MCD_OPC_CheckPredicate, 69, 84, 4, 0, // Skip to: 17098
5983
/* 15990 */   MCD_OPC_CheckField, 13, 3, 0, 77, 4, 0, // Skip to: 17098
5984
/* 15997 */   MCD_OPC_Decode, 154, 12, 243, 1, // Opcode: DPAX_W_PH
5985
/* 16002 */   MCD_OPC_FilterValue, 9, 17, 0, 0, // Skip to: 16024
5986
/* 16007 */   MCD_OPC_CheckPredicate, 69, 62, 4, 0, // Skip to: 17098
5987
/* 16012 */   MCD_OPC_CheckField, 13, 3, 0, 55, 4, 0, // Skip to: 17098
5988
/* 16019 */   MCD_OPC_Decode, 177, 12, 243, 1, // Opcode: DPSX_W_PH
5989
/* 16024 */   MCD_OPC_FilterValue, 11, 17, 0, 0, // Skip to: 16046
5990
/* 16029 */   MCD_OPC_CheckPredicate, 37, 40, 4, 0, // Skip to: 17098
5991
/* 16034 */   MCD_OPC_CheckField, 13, 3, 0, 33, 4, 0, // Skip to: 17098
5992
/* 16041 */   MCD_OPC_Decode, 173, 12, 243, 1, // Opcode: DPSU_H_QBL
5993
/* 16046 */   MCD_OPC_FilterValue, 12, 17, 0, 0, // Skip to: 16068
5994
/* 16051 */   MCD_OPC_CheckPredicate, 37, 18, 4, 0, // Skip to: 17098
5995
/* 16056 */   MCD_OPC_CheckField, 13, 3, 0, 11, 4, 0, // Skip to: 17098
5996
/* 16063 */   MCD_OPC_Decode, 146, 12, 243, 1, // Opcode: DPAQ_SA_L_W
5997
/* 16068 */   MCD_OPC_FilterValue, 13, 17, 0, 0, // Skip to: 16090
5998
/* 16073 */   MCD_OPC_CheckPredicate, 37, 252, 3, 0, // Skip to: 17098
5999
/* 16078 */   MCD_OPC_CheckField, 13, 3, 0, 245, 3, 0, // Skip to: 17098
6000
/* 16085 */   MCD_OPC_Decode, 163, 12, 243, 1, // Opcode: DPSQ_SA_L_W
6001
/* 16090 */   MCD_OPC_FilterValue, 15, 17, 0, 0, // Skip to: 16112
6002
/* 16095 */   MCD_OPC_CheckPredicate, 37, 230, 3, 0, // Skip to: 17098
6003
/* 16100 */   MCD_OPC_CheckField, 13, 3, 0, 223, 3, 0, // Skip to: 17098
6004
/* 16107 */   MCD_OPC_Decode, 175, 12, 243, 1, // Opcode: DPSU_H_QBR
6005
/* 16112 */   MCD_OPC_FilterValue, 16, 17, 0, 0, // Skip to: 16134
6006
/* 16117 */   MCD_OPC_CheckPredicate, 37, 208, 3, 0, // Skip to: 17098
6007
/* 16122 */   MCD_OPC_CheckField, 13, 3, 0, 201, 3, 0, // Skip to: 17098
6008
/* 16129 */   MCD_OPC_Decode, 220, 16, 243, 1, // Opcode: MAQ_SA_W_PHL
6009
/* 16134 */   MCD_OPC_FilterValue, 18, 17, 0, 0, // Skip to: 16156
6010
/* 16139 */   MCD_OPC_CheckPredicate, 37, 186, 3, 0, // Skip to: 17098
6011
/* 16144 */   MCD_OPC_CheckField, 13, 3, 0, 179, 3, 0, // Skip to: 17098
6012
/* 16151 */   MCD_OPC_Decode, 222, 16, 243, 1, // Opcode: MAQ_SA_W_PHR
6013
/* 16156 */   MCD_OPC_FilterValue, 20, 17, 0, 0, // Skip to: 16178
6014
/* 16161 */   MCD_OPC_CheckPredicate, 37, 164, 3, 0, // Skip to: 17098
6015
/* 16166 */   MCD_OPC_CheckField, 13, 3, 0, 157, 3, 0, // Skip to: 17098
6016
/* 16173 */   MCD_OPC_Decode, 224, 16, 243, 1, // Opcode: MAQ_S_W_PHL
6017
/* 16178 */   MCD_OPC_FilterValue, 22, 17, 0, 0, // Skip to: 16200
6018
/* 16183 */   MCD_OPC_CheckPredicate, 37, 142, 3, 0, // Skip to: 17098
6019
/* 16188 */   MCD_OPC_CheckField, 13, 3, 0, 135, 3, 0, // Skip to: 17098
6020
/* 16195 */   MCD_OPC_Decode, 226, 16, 243, 1, // Opcode: MAQ_S_W_PHR
6021
/* 16200 */   MCD_OPC_FilterValue, 24, 17, 0, 0, // Skip to: 16222
6022
/* 16205 */   MCD_OPC_CheckPredicate, 69, 120, 3, 0, // Skip to: 17098
6023
/* 16210 */   MCD_OPC_CheckField, 13, 3, 0, 113, 3, 0, // Skip to: 17098
6024
/* 16217 */   MCD_OPC_Decode, 144, 12, 243, 1, // Opcode: DPAQX_S_W_PH
6025
/* 16222 */   MCD_OPC_FilterValue, 25, 17, 0, 0, // Skip to: 16244
6026
/* 16227 */   MCD_OPC_CheckPredicate, 69, 98, 3, 0, // Skip to: 17098
6027
/* 16232 */   MCD_OPC_CheckField, 13, 3, 0, 91, 3, 0, // Skip to: 17098
6028
/* 16239 */   MCD_OPC_Decode, 161, 12, 243, 1, // Opcode: DPSQX_S_W_PH
6029
/* 16244 */   MCD_OPC_FilterValue, 26, 17, 0, 0, // Skip to: 16266
6030
/* 16249 */   MCD_OPC_CheckPredicate, 69, 76, 3, 0, // Skip to: 17098
6031
/* 16254 */   MCD_OPC_CheckField, 13, 3, 0, 69, 3, 0, // Skip to: 17098
6032
/* 16261 */   MCD_OPC_Decode, 142, 12, 243, 1, // Opcode: DPAQX_SA_W_PH
6033
/* 16266 */   MCD_OPC_FilterValue, 27, 59, 3, 0, // Skip to: 17098
6034
/* 16271 */   MCD_OPC_CheckPredicate, 69, 54, 3, 0, // Skip to: 17098
6035
/* 16276 */   MCD_OPC_CheckField, 13, 3, 0, 47, 3, 0, // Skip to: 17098
6036
/* 16283 */   MCD_OPC_Decode, 159, 12, 243, 1, // Opcode: DPSQX_SA_W_PH
6037
/* 16288 */   MCD_OPC_FilterValue, 49, 48, 0, 0, // Skip to: 16341
6038
/* 16293 */   MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6039
/* 16296 */   MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 16311
6040
/* 16301 */   MCD_OPC_CheckPredicate, 69, 24, 3, 0, // Skip to: 17098
6041
/* 16306 */   MCD_OPC_Decode, 234, 6, 210, 2, // Opcode: APPEND
6042
/* 16311 */   MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 16326
6043
/* 16316 */   MCD_OPC_CheckPredicate, 69, 9, 3, 0, // Skip to: 17098
6044
/* 16321 */   MCD_OPC_Decode, 247, 19, 210, 2, // Opcode: PREPEND
6045
/* 16326 */   MCD_OPC_FilterValue, 16, 255, 2, 0, // Skip to: 17098
6046
/* 16331 */   MCD_OPC_CheckPredicate, 69, 250, 2, 0, // Skip to: 17098
6047
/* 16336 */   MCD_OPC_Decode, 152, 7, 210, 2, // Opcode: BALIGN
6048
/* 16341 */   MCD_OPC_FilterValue, 56, 107, 1, 0, // Skip to: 16709
6049
/* 16346 */   MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6050
/* 16349 */   MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 16371
6051
/* 16354 */   MCD_OPC_CheckPredicate, 37, 227, 2, 0, // Skip to: 17098
6052
/* 16359 */   MCD_OPC_CheckField, 13, 3, 0, 220, 2, 0, // Skip to: 17098
6053
/* 16366 */   MCD_OPC_Decode, 250, 12, 211, 2, // Opcode: EXTR_W
6054
/* 16371 */   MCD_OPC_FilterValue, 1, 17, 0, 0, // Skip to: 16393
6055
/* 16376 */   MCD_OPC_CheckPredicate, 37, 205, 2, 0, // Skip to: 17098
6056
/* 16381 */   MCD_OPC_CheckField, 13, 3, 0, 198, 2, 0, // Skip to: 17098
6057
/* 16388 */   MCD_OPC_Decode, 242, 12, 212, 2, // Opcode: EXTRV_W
6058
/* 16393 */   MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 16415
6059
/* 16398 */   MCD_OPC_CheckPredicate, 37, 183, 2, 0, // Skip to: 17098
6060
/* 16403 */   MCD_OPC_CheckField, 13, 3, 0, 176, 2, 0, // Skip to: 17098
6061
/* 16410 */   MCD_OPC_Decode, 228, 12, 211, 2, // Opcode: EXTP
6062
/* 16415 */   MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 16437
6063
/* 16420 */   MCD_OPC_CheckPredicate, 37, 161, 2, 0, // Skip to: 17098
6064
/* 16425 */   MCD_OPC_CheckField, 13, 3, 0, 154, 2, 0, // Skip to: 17098
6065
/* 16432 */   MCD_OPC_Decode, 233, 12, 212, 2, // Opcode: EXTPV
6066
/* 16437 */   MCD_OPC_FilterValue, 4, 17, 0, 0, // Skip to: 16459
6067
/* 16442 */   MCD_OPC_CheckPredicate, 37, 139, 2, 0, // Skip to: 17098
6068
/* 16447 */   MCD_OPC_CheckField, 13, 3, 0, 132, 2, 0, // Skip to: 17098
6069
/* 16454 */   MCD_OPC_Decode, 246, 12, 211, 2, // Opcode: EXTR_R_W
6070
/* 16459 */   MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 16481
6071
/* 16464 */   MCD_OPC_CheckPredicate, 37, 117, 2, 0, // Skip to: 17098
6072
/* 16469 */   MCD_OPC_CheckField, 13, 3, 0, 110, 2, 0, // Skip to: 17098
6073
/* 16476 */   MCD_OPC_Decode, 238, 12, 212, 2, // Opcode: EXTRV_R_W
6074
/* 16481 */   MCD_OPC_FilterValue, 6, 17, 0, 0, // Skip to: 16503
6075
/* 16486 */   MCD_OPC_CheckPredicate, 37, 95, 2, 0, // Skip to: 17098
6076
/* 16491 */   MCD_OPC_CheckField, 13, 3, 0, 88, 2, 0, // Skip to: 17098
6077
/* 16498 */   MCD_OPC_Decode, 244, 12, 211, 2, // Opcode: EXTR_RS_W
6078
/* 16503 */   MCD_OPC_FilterValue, 7, 17, 0, 0, // Skip to: 16525
6079
/* 16508 */   MCD_OPC_CheckPredicate, 37, 73, 2, 0, // Skip to: 17098
6080
/* 16513 */   MCD_OPC_CheckField, 13, 3, 0, 66, 2, 0, // Skip to: 17098
6081
/* 16520 */   MCD_OPC_Decode, 236, 12, 212, 2, // Opcode: EXTRV_RS_W
6082
/* 16525 */   MCD_OPC_FilterValue, 10, 17, 0, 0, // Skip to: 16547
6083
/* 16530 */   MCD_OPC_CheckPredicate, 37, 51, 2, 0, // Skip to: 17098
6084
/* 16535 */   MCD_OPC_CheckField, 13, 3, 0, 44, 2, 0, // Skip to: 17098
6085
/* 16542 */   MCD_OPC_Decode, 229, 12, 211, 2, // Opcode: EXTPDP
6086
/* 16547 */   MCD_OPC_FilterValue, 11, 17, 0, 0, // Skip to: 16569
6087
/* 16552 */   MCD_OPC_CheckPredicate, 37, 29, 2, 0, // Skip to: 17098
6088
/* 16557 */   MCD_OPC_CheckField, 13, 3, 0, 22, 2, 0, // Skip to: 17098
6089
/* 16564 */   MCD_OPC_Decode, 230, 12, 212, 2, // Opcode: EXTPDPV
6090
/* 16569 */   MCD_OPC_FilterValue, 14, 17, 0, 0, // Skip to: 16591
6091
/* 16574 */   MCD_OPC_CheckPredicate, 37, 7, 2, 0, // Skip to: 17098
6092
/* 16579 */   MCD_OPC_CheckField, 13, 3, 0, 0, 2, 0, // Skip to: 17098
6093
/* 16586 */   MCD_OPC_Decode, 248, 12, 211, 2, // Opcode: EXTR_S_H
6094
/* 16591 */   MCD_OPC_FilterValue, 15, 17, 0, 0, // Skip to: 16613
6095
/* 16596 */   MCD_OPC_CheckPredicate, 37, 241, 1, 0, // Skip to: 17098
6096
/* 16601 */   MCD_OPC_CheckField, 13, 3, 0, 234, 1, 0, // Skip to: 17098
6097
/* 16608 */   MCD_OPC_Decode, 240, 12, 212, 2, // Opcode: EXTRV_S_H
6098
/* 16613 */   MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 16628
6099
/* 16618 */   MCD_OPC_CheckPredicate, 37, 219, 1, 0, // Skip to: 17098
6100
/* 16623 */   MCD_OPC_Decode, 253, 19, 213, 2, // Opcode: RDDSP
6101
/* 16628 */   MCD_OPC_FilterValue, 19, 10, 0, 0, // Skip to: 16643
6102
/* 16633 */   MCD_OPC_CheckPredicate, 40, 204, 1, 0, // Skip to: 17098
6103
/* 16638 */   MCD_OPC_Decode, 165, 24, 214, 2, // Opcode: WRDSP
6104
/* 16643 */   MCD_OPC_FilterValue, 26, 17, 0, 0, // Skip to: 16665
6105
/* 16648 */   MCD_OPC_CheckPredicate, 37, 189, 1, 0, // Skip to: 17098
6106
/* 16653 */   MCD_OPC_CheckField, 13, 7, 0, 182, 1, 0, // Skip to: 17098
6107
/* 16660 */   MCD_OPC_Decode, 154, 21, 215, 2, // Opcode: SHILO
6108
/* 16665 */   MCD_OPC_FilterValue, 27, 17, 0, 0, // Skip to: 16687
6109
/* 16670 */   MCD_OPC_CheckPredicate, 37, 167, 1, 0, // Skip to: 17098
6110
/* 16675 */   MCD_OPC_CheckField, 13, 8, 0, 160, 1, 0, // Skip to: 17098
6111
/* 16682 */   MCD_OPC_Decode, 155, 21, 216, 2, // Opcode: SHILOV
6112
/* 16687 */   MCD_OPC_FilterValue, 31, 150, 1, 0, // Skip to: 17098
6113
/* 16692 */   MCD_OPC_CheckPredicate, 37, 145, 1, 0, // Skip to: 17098
6114
/* 16697 */   MCD_OPC_CheckField, 13, 8, 0, 138, 1, 0, // Skip to: 17098
6115
/* 16704 */   MCD_OPC_Decode, 184, 18, 216, 2, // Opcode: MTHLIP
6116
/* 16709 */   MCD_OPC_FilterValue, 59, 128, 1, 0, // Skip to: 17098
6117
/* 16714 */   MCD_OPC_CheckPredicate, 27, 123, 1, 0, // Skip to: 17098
6118
/* 16719 */   MCD_OPC_CheckField, 21, 5, 0, 116, 1, 0, // Skip to: 17098
6119
/* 16726 */   MCD_OPC_CheckField, 9, 2, 0, 109, 1, 0, // Skip to: 17098
6120
/* 16733 */   MCD_OPC_Decode, 255, 19, 217, 2, // Opcode: RDHWR
6121
/* 16738 */   MCD_OPC_FilterValue, 32, 10, 0, 0, // Skip to: 16753
6122
/* 16743 */   MCD_OPC_CheckPredicate, 27, 94, 1, 0, // Skip to: 17098
6123
/* 16748 */   MCD_OPC_Decode, 154, 15, 141, 1, // Opcode: LB
6124
/* 16753 */   MCD_OPC_FilterValue, 33, 10, 0, 0, // Skip to: 16768
6125
/* 16758 */   MCD_OPC_CheckPredicate, 27, 79, 1, 0, // Skip to: 17098
6126
/* 16763 */   MCD_OPC_Decode, 206, 15, 141, 1, // Opcode: LH
6127
/* 16768 */   MCD_OPC_FilterValue, 34, 10, 0, 0, // Skip to: 16783
6128
/* 16773 */   MCD_OPC_CheckPredicate, 31, 64, 1, 0, // Skip to: 17098
6129
/* 16778 */   MCD_OPC_Decode, 149, 16, 141, 1, // Opcode: LWL
6130
/* 16783 */   MCD_OPC_FilterValue, 35, 10, 0, 0, // Skip to: 16798
6131
/* 16788 */   MCD_OPC_CheckPredicate, 27, 49, 1, 0, // Skip to: 17098
6132
/* 16793 */   MCD_OPC_Decode, 131, 16, 141, 1, // Opcode: LW
6133
/* 16798 */   MCD_OPC_FilterValue, 36, 10, 0, 0, // Skip to: 16813
6134
/* 16803 */   MCD_OPC_CheckPredicate, 27, 34, 1, 0, // Skip to: 17098
6135
/* 16808 */   MCD_OPC_Decode, 174, 15, 141, 1, // Opcode: LBu
6136
/* 16813 */   MCD_OPC_FilterValue, 37, 10, 0, 0, // Skip to: 16828
6137
/* 16818 */   MCD_OPC_CheckPredicate, 27, 19, 1, 0, // Skip to: 17098
6138
/* 16823 */   MCD_OPC_Decode, 226, 15, 141, 1, // Opcode: LHu
6139
/* 16828 */   MCD_OPC_FilterValue, 38, 10, 0, 0, // Skip to: 16843
6140
/* 16833 */   MCD_OPC_CheckPredicate, 31, 4, 1, 0, // Skip to: 17098
6141
/* 16838 */   MCD_OPC_Decode, 162, 16, 141, 1, // Opcode: LWR
6142
/* 16843 */   MCD_OPC_FilterValue, 40, 10, 0, 0, // Skip to: 16858
6143
/* 16848 */   MCD_OPC_CheckPredicate, 27, 245, 0, 0, // Skip to: 17098
6144
/* 16853 */   MCD_OPC_Decode, 193, 20, 141, 1, // Opcode: SB
6145
/* 16858 */   MCD_OPC_FilterValue, 41, 10, 0, 0, // Skip to: 16873
6146
/* 16863 */   MCD_OPC_CheckPredicate, 27, 230, 0, 0, // Skip to: 17098
6147
/* 16868 */   MCD_OPC_Decode, 143, 21, 141, 1, // Opcode: SH
6148
/* 16873 */   MCD_OPC_FilterValue, 42, 10, 0, 0, // Skip to: 16888
6149
/* 16878 */   MCD_OPC_CheckPredicate, 31, 215, 0, 0, // Skip to: 17098
6150
/* 16883 */   MCD_OPC_Decode, 146, 23, 141, 1, // Opcode: SWL
6151
/* 16888 */   MCD_OPC_FilterValue, 43, 10, 0, 0, // Skip to: 16903
6152
/* 16893 */   MCD_OPC_CheckPredicate, 27, 200, 0, 0, // Skip to: 17098
6153
/* 16898 */   MCD_OPC_Decode, 128, 23, 141, 1, // Opcode: SW
6154
/* 16903 */   MCD_OPC_FilterValue, 46, 10, 0, 0, // Skip to: 16918
6155
/* 16908 */   MCD_OPC_CheckPredicate, 31, 185, 0, 0, // Skip to: 17098
6156
/* 16913 */   MCD_OPC_Decode, 157, 23, 141, 1, // Opcode: SWR
6157
/* 16918 */   MCD_OPC_FilterValue, 47, 10, 0, 0, // Skip to: 16933
6158
/* 16923 */   MCD_OPC_CheckPredicate, 71, 170, 0, 0, // Skip to: 17098
6159
/* 16928 */   MCD_OPC_Decode, 246, 8, 218, 2, // Opcode: CACHE
6160
/* 16933 */   MCD_OPC_FilterValue, 48, 10, 0, 0, // Skip to: 16948
6161
/* 16938 */   MCD_OPC_CheckPredicate, 72, 155, 0, 0, // Skip to: 17098
6162
/* 16943 */   MCD_OPC_Decode, 235, 15, 141, 1, // Opcode: LL
6163
/* 16948 */   MCD_OPC_FilterValue, 49, 10, 0, 0, // Skip to: 16963
6164
/* 16953 */   MCD_OPC_CheckPredicate, 47, 140, 0, 0, // Skip to: 17098
6165
/* 16958 */   MCD_OPC_Decode, 136, 16, 219, 2, // Opcode: LWC1
6166
/* 16963 */   MCD_OPC_FilterValue, 50, 10, 0, 0, // Skip to: 16978
6167
/* 16968 */   MCD_OPC_CheckPredicate, 31, 125, 0, 0, // Skip to: 17098
6168
/* 16973 */   MCD_OPC_Decode, 138, 16, 220, 2, // Opcode: LWC2
6169
/* 16978 */   MCD_OPC_FilterValue, 51, 10, 0, 0, // Skip to: 16993
6170
/* 16983 */   MCD_OPC_CheckPredicate, 71, 110, 0, 0, // Skip to: 17098
6171
/* 16988 */   MCD_OPC_Decode, 238, 19, 218, 2, // Opcode: PREF
6172
/* 16993 */   MCD_OPC_FilterValue, 53, 10, 0, 0, // Skip to: 17008
6173
/* 16998 */   MCD_OPC_CheckPredicate, 57, 95, 0, 0, // Skip to: 17098
6174
/* 17003 */   MCD_OPC_Decode, 180, 15, 219, 2, // Opcode: LDC1
6175
/* 17008 */   MCD_OPC_FilterValue, 54, 10, 0, 0, // Skip to: 17023
6176
/* 17013 */   MCD_OPC_CheckPredicate, 39, 80, 0, 0, // Skip to: 17098
6177
/* 17018 */   MCD_OPC_Decode, 185, 15, 220, 2, // Opcode: LDC2
6178
/* 17023 */   MCD_OPC_FilterValue, 56, 10, 0, 0, // Skip to: 17038
6179
/* 17028 */   MCD_OPC_CheckPredicate, 72, 65, 0, 0, // Skip to: 17098
6180
/* 17033 */   MCD_OPC_Decode, 206, 20, 141, 1, // Opcode: SC
6181
/* 17038 */   MCD_OPC_FilterValue, 57, 10, 0, 0, // Skip to: 17053
6182
/* 17043 */   MCD_OPC_CheckPredicate, 47, 50, 0, 0, // Skip to: 17098
6183
/* 17048 */   MCD_OPC_Decode, 134, 23, 219, 2, // Opcode: SWC1
6184
/* 17053 */   MCD_OPC_FilterValue, 58, 10, 0, 0, // Skip to: 17068
6185
/* 17058 */   MCD_OPC_CheckPredicate, 31, 35, 0, 0, // Skip to: 17098
6186
/* 17063 */   MCD_OPC_Decode, 136, 23, 220, 2, // Opcode: SWC2
6187
/* 17068 */   MCD_OPC_FilterValue, 61, 10, 0, 0, // Skip to: 17083
6188
/* 17073 */   MCD_OPC_CheckPredicate, 57, 20, 0, 0, // Skip to: 17098
6189
/* 17078 */   MCD_OPC_Decode, 227, 20, 219, 2, // Opcode: SDC1
6190
/* 17083 */   MCD_OPC_FilterValue, 62, 10, 0, 0, // Skip to: 17098
6191
/* 17088 */   MCD_OPC_CheckPredicate, 39, 5, 0, 0, // Skip to: 17098
6192
/* 17093 */   MCD_OPC_Decode, 232, 20, 220, 2, // Opcode: SDC2
6193
/* 17098 */   MCD_OPC_Fail,
6194
  0
6195
};
6196
6197
static const uint8_t DecoderTableMips32_64_PTR6432[] = {
6198
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
6199
/* 3 */       MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 24
6200
/* 8 */       MCD_OPC_CheckPredicate, 73, 41, 0, 0, // Skip to: 54
6201
/* 13 */      MCD_OPC_CheckField, 0, 21, 8, 34, 0, 0, // Skip to: 54
6202
/* 20 */      MCD_OPC_Decode, 134, 15, 24, // Opcode: JR64
6203
/* 24 */      MCD_OPC_FilterValue, 48, 10, 0, 0, // Skip to: 39
6204
/* 29 */      MCD_OPC_CheckPredicate, 74, 20, 0, 0, // Skip to: 54
6205
/* 34 */      MCD_OPC_Decode, 236, 15, 141, 1, // Opcode: LL64
6206
/* 39 */      MCD_OPC_FilterValue, 56, 10, 0, 0, // Skip to: 54
6207
/* 44 */      MCD_OPC_CheckPredicate, 74, 5, 0, 0, // Skip to: 54
6208
/* 49 */      MCD_OPC_Decode, 207, 20, 141, 1, // Opcode: SC64
6209
/* 54 */      MCD_OPC_Fail,
6210
  0
6211
};
6212
6213
static const uint8_t DecoderTableMips32r6_64r632[] = {
6214
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
6215
/* 3 */       MCD_OPC_FilterValue, 0, 14, 2, 0, // Skip to: 534
6216
/* 8 */       MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
6217
/* 11 */      MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 33
6218
/* 16 */      MCD_OPC_CheckPredicate, 75, 133, 9, 0, // Skip to: 2458
6219
/* 21 */      MCD_OPC_CheckField, 8, 3, 0, 126, 9, 0, // Skip to: 2458
6220
/* 28 */      MCD_OPC_Decode, 250, 15, 185, 1, // Opcode: LSA_R6
6221
/* 33 */      MCD_OPC_FilterValue, 9, 17, 0, 0, // Skip to: 55
6222
/* 38 */      MCD_OPC_CheckPredicate, 75, 111, 9, 0, // Skip to: 2458
6223
/* 43 */      MCD_OPC_CheckField, 6, 15, 16, 104, 9, 0, // Skip to: 2458
6224
/* 50 */      MCD_OPC_Decode, 143, 15, 186, 1, // Opcode: JR_HB_R6
6225
/* 55 */      MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 70
6226
/* 60 */      MCD_OPC_CheckPredicate, 76, 89, 9, 0, // Skip to: 2458
6227
/* 65 */      MCD_OPC_Decode, 226, 20, 188, 1, // Opcode: SDBBP_R6
6228
/* 70 */      MCD_OPC_FilterValue, 16, 23, 0, 0, // Skip to: 98
6229
/* 75 */      MCD_OPC_CheckPredicate, 75, 74, 9, 0, // Skip to: 2458
6230
/* 80 */      MCD_OPC_CheckField, 16, 5, 0, 67, 9, 0, // Skip to: 2458
6231
/* 87 */      MCD_OPC_CheckField, 6, 5, 1, 60, 9, 0, // Skip to: 2458
6232
/* 94 */      MCD_OPC_Decode, 197, 9, 25, // Opcode: CLZ_R6
6233
/* 98 */      MCD_OPC_FilterValue, 17, 23, 0, 0, // Skip to: 126
6234
/* 103 */     MCD_OPC_CheckPredicate, 75, 46, 9, 0, // Skip to: 2458
6235
/* 108 */     MCD_OPC_CheckField, 16, 5, 0, 39, 9, 0, // Skip to: 2458
6236
/* 115 */     MCD_OPC_CheckField, 6, 5, 1, 32, 9, 0, // Skip to: 2458
6237
/* 122 */     MCD_OPC_Decode, 176, 9, 25, // Opcode: CLO_R6
6238
/* 126 */     MCD_OPC_FilterValue, 18, 23, 0, 0, // Skip to: 154
6239
/* 131 */     MCD_OPC_CheckPredicate, 77, 18, 9, 0, // Skip to: 2458
6240
/* 136 */     MCD_OPC_CheckField, 16, 5, 0, 11, 9, 0, // Skip to: 2458
6241
/* 143 */     MCD_OPC_CheckField, 6, 5, 1, 4, 9, 0, // Skip to: 2458
6242
/* 150 */     MCD_OPC_Decode, 203, 11, 26, // Opcode: DCLZ_R6
6243
/* 154 */     MCD_OPC_FilterValue, 19, 23, 0, 0, // Skip to: 182
6244
/* 159 */     MCD_OPC_CheckPredicate, 77, 246, 8, 0, // Skip to: 2458
6245
/* 164 */     MCD_OPC_CheckField, 16, 5, 0, 239, 8, 0, // Skip to: 2458
6246
/* 171 */     MCD_OPC_CheckField, 6, 5, 1, 232, 8, 0, // Skip to: 2458
6247
/* 178 */     MCD_OPC_Decode, 201, 11, 26, // Opcode: DCLO_R6
6248
/* 182 */     MCD_OPC_FilterValue, 21, 17, 0, 0, // Skip to: 204
6249
/* 187 */     MCD_OPC_CheckPredicate, 77, 218, 8, 0, // Skip to: 2458
6250
/* 192 */     MCD_OPC_CheckField, 8, 3, 0, 211, 8, 0, // Skip to: 2458
6251
/* 199 */     MCD_OPC_Decode, 236, 11, 194, 1, // Opcode: DLSA_R6
6252
/* 204 */     MCD_OPC_FilterValue, 24, 31, 0, 0, // Skip to: 240
6253
/* 209 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6254
/* 212 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 226
6255
/* 217 */     MCD_OPC_CheckPredicate, 76, 188, 8, 0, // Skip to: 2458
6256
/* 222 */     MCD_OPC_Decode, 252, 18, 61, // Opcode: MUL_R6
6257
/* 226 */     MCD_OPC_FilterValue, 3, 179, 8, 0, // Skip to: 2458
6258
/* 231 */     MCD_OPC_CheckPredicate, 76, 174, 8, 0, // Skip to: 2458
6259
/* 236 */     MCD_OPC_Decode, 199, 18, 61, // Opcode: MUH
6260
/* 240 */     MCD_OPC_FilterValue, 25, 31, 0, 0, // Skip to: 276
6261
/* 245 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6262
/* 248 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 262
6263
/* 253 */     MCD_OPC_CheckPredicate, 76, 152, 8, 0, // Skip to: 2458
6264
/* 258 */     MCD_OPC_Decode, 238, 18, 61, // Opcode: MULU
6265
/* 262 */     MCD_OPC_FilterValue, 3, 143, 8, 0, // Skip to: 2458
6266
/* 267 */     MCD_OPC_CheckPredicate, 76, 138, 8, 0, // Skip to: 2458
6267
/* 272 */     MCD_OPC_Decode, 200, 18, 61, // Opcode: MUHU
6268
/* 276 */     MCD_OPC_FilterValue, 26, 31, 0, 0, // Skip to: 312
6269
/* 281 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6270
/* 284 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 298
6271
/* 289 */     MCD_OPC_CheckPredicate, 76, 116, 8, 0, // Skip to: 2458
6272
/* 294 */     MCD_OPC_Decode, 218, 11, 61, // Opcode: DIV
6273
/* 298 */     MCD_OPC_FilterValue, 3, 107, 8, 0, // Skip to: 2458
6274
/* 303 */     MCD_OPC_CheckPredicate, 76, 102, 8, 0, // Skip to: 2458
6275
/* 308 */     MCD_OPC_Decode, 192, 17, 61, // Opcode: MOD
6276
/* 312 */     MCD_OPC_FilterValue, 27, 31, 0, 0, // Skip to: 348
6277
/* 317 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6278
/* 320 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 334
6279
/* 325 */     MCD_OPC_CheckPredicate, 76, 80, 8, 0, // Skip to: 2458
6280
/* 330 */     MCD_OPC_Decode, 219, 11, 61, // Opcode: DIVU
6281
/* 334 */     MCD_OPC_FilterValue, 3, 71, 8, 0, // Skip to: 2458
6282
/* 339 */     MCD_OPC_CheckPredicate, 76, 66, 8, 0, // Skip to: 2458
6283
/* 344 */     MCD_OPC_Decode, 195, 17, 61, // Opcode: MODU
6284
/* 348 */     MCD_OPC_FilterValue, 28, 31, 0, 0, // Skip to: 384
6285
/* 353 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6286
/* 356 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 370
6287
/* 361 */     MCD_OPC_CheckPredicate, 77, 44, 8, 0, // Skip to: 2458
6288
/* 366 */     MCD_OPC_Decode, 129, 12, 23, // Opcode: DMUL_R6
6289
/* 370 */     MCD_OPC_FilterValue, 3, 35, 8, 0, // Skip to: 2458
6290
/* 375 */     MCD_OPC_CheckPredicate, 77, 30, 8, 0, // Skip to: 2458
6291
/* 380 */     MCD_OPC_Decode, 251, 11, 23, // Opcode: DMUH
6292
/* 384 */     MCD_OPC_FilterValue, 29, 31, 0, 0, // Skip to: 420
6293
/* 389 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6294
/* 392 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 406
6295
/* 397 */     MCD_OPC_CheckPredicate, 77, 8, 8, 0, // Skip to: 2458
6296
/* 402 */     MCD_OPC_Decode, 128, 12, 23, // Opcode: DMULU
6297
/* 406 */     MCD_OPC_FilterValue, 3, 255, 7, 0, // Skip to: 2458
6298
/* 411 */     MCD_OPC_CheckPredicate, 77, 250, 7, 0, // Skip to: 2458
6299
/* 416 */     MCD_OPC_Decode, 252, 11, 23, // Opcode: DMUHU
6300
/* 420 */     MCD_OPC_FilterValue, 30, 31, 0, 0, // Skip to: 456
6301
/* 425 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6302
/* 428 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 442
6303
/* 433 */     MCD_OPC_CheckPredicate, 77, 228, 7, 0, // Skip to: 2458
6304
/* 438 */     MCD_OPC_Decode, 204, 11, 23, // Opcode: DDIV
6305
/* 442 */     MCD_OPC_FilterValue, 3, 219, 7, 0, // Skip to: 2458
6306
/* 447 */     MCD_OPC_CheckPredicate, 77, 214, 7, 0, // Skip to: 2458
6307
/* 452 */     MCD_OPC_Decode, 242, 11, 23, // Opcode: DMOD
6308
/* 456 */     MCD_OPC_FilterValue, 31, 31, 0, 0, // Skip to: 492
6309
/* 461 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6310
/* 464 */     MCD_OPC_FilterValue, 2, 9, 0, 0, // Skip to: 478
6311
/* 469 */     MCD_OPC_CheckPredicate, 77, 192, 7, 0, // Skip to: 2458
6312
/* 474 */     MCD_OPC_Decode, 205, 11, 23, // Opcode: DDIVU
6313
/* 478 */     MCD_OPC_FilterValue, 3, 183, 7, 0, // Skip to: 2458
6314
/* 483 */     MCD_OPC_CheckPredicate, 77, 178, 7, 0, // Skip to: 2458
6315
/* 488 */     MCD_OPC_Decode, 243, 11, 23, // Opcode: DMODU
6316
/* 492 */     MCD_OPC_FilterValue, 53, 16, 0, 0, // Skip to: 513
6317
/* 497 */     MCD_OPC_CheckPredicate, 78, 164, 7, 0, // Skip to: 2458
6318
/* 502 */     MCD_OPC_CheckField, 6, 5, 0, 157, 7, 0, // Skip to: 2458
6319
/* 509 */     MCD_OPC_Decode, 250, 20, 61, // Opcode: SELEQZ
6320
/* 513 */     MCD_OPC_FilterValue, 55, 148, 7, 0, // Skip to: 2458
6321
/* 518 */     MCD_OPC_CheckPredicate, 78, 143, 7, 0, // Skip to: 2458
6322
/* 523 */     MCD_OPC_CheckField, 6, 5, 0, 136, 7, 0, // Skip to: 2458
6323
/* 530 */     MCD_OPC_Decode, 129, 21, 61, // Opcode: SELNEZ
6324
/* 534 */     MCD_OPC_FilterValue, 1, 77, 0, 0, // Skip to: 616
6325
/* 539 */     MCD_OPC_ExtractField, 16, 5,  // Inst{20-16} ...
6326
/* 542 */     MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 557
6327
/* 547 */     MCD_OPC_CheckPredicate, 77, 114, 7, 0, // Skip to: 2458
6328
/* 552 */     MCD_OPC_Decode, 195, 11, 221, 2, // Opcode: DAHI
6329
/* 557 */     MCD_OPC_FilterValue, 17, 17, 0, 0, // Skip to: 579
6330
/* 562 */     MCD_OPC_CheckPredicate, 75, 99, 7, 0, // Skip to: 2458
6331
/* 567 */     MCD_OPC_CheckField, 21, 5, 0, 92, 7, 0, // Skip to: 2458
6332
/* 574 */     MCD_OPC_Decode, 147, 7, 198, 1, // Opcode: BAL
6333
/* 579 */     MCD_OPC_FilterValue, 23, 17, 0, 0, // Skip to: 601
6334
/* 584 */     MCD_OPC_CheckPredicate, 76, 77, 7, 0, // Skip to: 2458
6335
/* 589 */     MCD_OPC_CheckField, 21, 5, 0, 70, 7, 0, // Skip to: 2458
6336
/* 596 */     MCD_OPC_Decode, 208, 21, 222, 2, // Opcode: SIGRIE
6337
/* 601 */     MCD_OPC_FilterValue, 30, 60, 7, 0, // Skip to: 2458
6338
/* 606 */     MCD_OPC_CheckPredicate, 77, 55, 7, 0, // Skip to: 2458
6339
/* 611 */     MCD_OPC_Decode, 197, 11, 221, 2, // Opcode: DATI
6340
/* 616 */     MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 631
6341
/* 621 */     MCD_OPC_CheckPredicate, 76, 40, 7, 0, // Skip to: 2458
6342
/* 626 */     MCD_OPC_Decode, 222, 7, 223, 2, // Opcode: BGEZALC
6343
/* 631 */     MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 646
6344
/* 636 */     MCD_OPC_CheckPredicate, 76, 25, 7, 0, // Skip to: 2458
6345
/* 641 */     MCD_OPC_Decode, 156, 8, 224, 2, // Opcode: BLTZALC
6346
/* 646 */     MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 661
6347
/* 651 */     MCD_OPC_CheckPredicate, 76, 10, 7, 0, // Skip to: 2458
6348
/* 656 */     MCD_OPC_Decode, 190, 7, 225, 2, // Opcode: BEQC
6349
/* 661 */     MCD_OPC_FilterValue, 15, 10, 0, 0, // Skip to: 676
6350
/* 666 */     MCD_OPC_CheckPredicate, 75, 251, 6, 0, // Skip to: 2458
6351
/* 671 */     MCD_OPC_Decode, 244, 6, 203, 1, // Opcode: AUI
6352
/* 676 */     MCD_OPC_FilterValue, 16, 45, 0, 0, // Skip to: 726
6353
/* 681 */     MCD_OPC_ExtractField, 0, 16,  // Inst{15-0} ...
6354
/* 684 */     MCD_OPC_FilterValue, 4, 16, 0, 0, // Skip to: 705
6355
/* 689 */     MCD_OPC_CheckPredicate, 75, 228, 6, 0, // Skip to: 2458
6356
/* 694 */     MCD_OPC_CheckField, 21, 5, 11, 221, 6, 0, // Skip to: 2458
6357
/* 701 */     MCD_OPC_Decode, 223, 12, 92, // Opcode: EVP
6358
/* 705 */     MCD_OPC_FilterValue, 36, 212, 6, 0, // Skip to: 2458
6359
/* 710 */     MCD_OPC_CheckPredicate, 75, 207, 6, 0, // Skip to: 2458
6360
/* 715 */     MCD_OPC_CheckField, 21, 5, 11, 200, 6, 0, // Skip to: 2458
6361
/* 722 */     MCD_OPC_Decode, 200, 12, 92, // Opcode: DVP
6362
/* 726 */     MCD_OPC_FilterValue, 17, 135, 3, 0, // Skip to: 1634
6363
/* 731 */     MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
6364
/* 734 */     MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 749
6365
/* 739 */     MCD_OPC_CheckPredicate, 79, 178, 6, 0, // Skip to: 2458
6366
/* 744 */     MCD_OPC_Decode, 164, 7, 226, 2, // Opcode: BC1EQZ
6367
/* 749 */     MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 764
6368
/* 754 */     MCD_OPC_CheckPredicate, 79, 163, 6, 0, // Skip to: 2458
6369
/* 759 */     MCD_OPC_Decode, 169, 7, 226, 2, // Opcode: BC1NEZ
6370
/* 764 */     MCD_OPC_FilterValue, 16, 182, 0, 0, // Skip to: 951
6371
/* 769 */     MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
6372
/* 772 */     MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 787
6373
/* 777 */     MCD_OPC_CheckPredicate, 79, 140, 6, 0, // Skip to: 2458
6374
/* 782 */     MCD_OPC_Decode, 138, 21, 227, 2, // Opcode: SEL_S
6375
/* 787 */     MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 802
6376
/* 792 */     MCD_OPC_CheckPredicate, 79, 125, 6, 0, // Skip to: 2458
6377
/* 797 */     MCD_OPC_Decode, 255, 20, 218, 1, // Opcode: SELEQZ_S
6378
/* 802 */     MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 817
6379
/* 807 */     MCD_OPC_CheckPredicate, 79, 110, 6, 0, // Skip to: 2458
6380
/* 812 */     MCD_OPC_Decode, 134, 21, 218, 1, // Opcode: SELNEZ_S
6381
/* 817 */     MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 832
6382
/* 822 */     MCD_OPC_CheckPredicate, 79, 95, 6, 0, // Skip to: 2458
6383
/* 827 */     MCD_OPC_Decode, 198, 16, 228, 2, // Opcode: MADDF_S
6384
/* 832 */     MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 847
6385
/* 837 */     MCD_OPC_CheckPredicate, 79, 80, 6, 0, // Skip to: 2458
6386
/* 842 */     MCD_OPC_Decode, 134, 18, 228, 2, // Opcode: MSUBF_S
6387
/* 847 */     MCD_OPC_FilterValue, 26, 17, 0, 0, // Skip to: 869
6388
/* 852 */     MCD_OPC_CheckPredicate, 79, 65, 6, 0, // Skip to: 2458
6389
/* 857 */     MCD_OPC_CheckField, 16, 5, 0, 58, 6, 0, // Skip to: 2458
6390
/* 864 */     MCD_OPC_Decode, 153, 20, 219, 1, // Opcode: RINT_S
6391
/* 869 */     MCD_OPC_FilterValue, 27, 17, 0, 0, // Skip to: 891
6392
/* 874 */     MCD_OPC_CheckPredicate, 79, 43, 6, 0, // Skip to: 2458
6393
/* 879 */     MCD_OPC_CheckField, 16, 5, 0, 36, 6, 0, // Skip to: 2458
6394
/* 886 */     MCD_OPC_Decode, 154, 9, 219, 1, // Opcode: CLASS_S
6395
/* 891 */     MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 906
6396
/* 896 */     MCD_OPC_CheckPredicate, 79, 21, 6, 0, // Skip to: 2458
6397
/* 901 */     MCD_OPC_Decode, 182, 17, 218, 1, // Opcode: MIN_S
6398
/* 906 */     MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 921
6399
/* 911 */     MCD_OPC_CheckPredicate, 79, 6, 6, 0, // Skip to: 2458
6400
/* 916 */     MCD_OPC_Decode, 246, 16, 218, 1, // Opcode: MAX_S
6401
/* 921 */     MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 936
6402
/* 926 */     MCD_OPC_CheckPredicate, 79, 247, 5, 0, // Skip to: 2458
6403
/* 931 */     MCD_OPC_Decode, 166, 17, 218, 1, // Opcode: MINA_S
6404
/* 936 */     MCD_OPC_FilterValue, 31, 237, 5, 0, // Skip to: 2458
6405
/* 941 */     MCD_OPC_CheckPredicate, 79, 232, 5, 0, // Skip to: 2458
6406
/* 946 */     MCD_OPC_Decode, 230, 16, 218, 1, // Opcode: MAXA_S
6407
/* 951 */     MCD_OPC_FilterValue, 17, 182, 0, 0, // Skip to: 1138
6408
/* 956 */     MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
6409
/* 959 */     MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 974
6410
/* 964 */     MCD_OPC_CheckPredicate, 79, 209, 5, 0, // Skip to: 2458
6411
/* 969 */     MCD_OPC_Decode, 136, 21, 229, 2, // Opcode: SEL_D
6412
/* 974 */     MCD_OPC_FilterValue, 20, 10, 0, 0, // Skip to: 989
6413
/* 979 */     MCD_OPC_CheckPredicate, 79, 194, 5, 0, // Skip to: 2458
6414
/* 984 */     MCD_OPC_Decode, 252, 20, 230, 2, // Opcode: SELEQZ_D
6415
/* 989 */     MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 1004
6416
/* 994 */     MCD_OPC_CheckPredicate, 79, 179, 5, 0, // Skip to: 2458
6417
/* 999 */     MCD_OPC_Decode, 131, 21, 230, 2, // Opcode: SELNEZ_D
6418
/* 1004 */    MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 1019
6419
/* 1009 */    MCD_OPC_CheckPredicate, 79, 164, 5, 0, // Skip to: 2458
6420
/* 1014 */    MCD_OPC_Decode, 196, 16, 229, 2, // Opcode: MADDF_D
6421
/* 1019 */    MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 1034
6422
/* 1024 */    MCD_OPC_CheckPredicate, 79, 149, 5, 0, // Skip to: 2458
6423
/* 1029 */    MCD_OPC_Decode, 132, 18, 229, 2, // Opcode: MSUBF_D
6424
/* 1034 */    MCD_OPC_FilterValue, 26, 17, 0, 0, // Skip to: 1056
6425
/* 1039 */    MCD_OPC_CheckPredicate, 79, 134, 5, 0, // Skip to: 2458
6426
/* 1044 */    MCD_OPC_CheckField, 16, 5, 0, 127, 5, 0, // Skip to: 2458
6427
/* 1051 */    MCD_OPC_Decode, 151, 20, 230, 1, // Opcode: RINT_D
6428
/* 1056 */    MCD_OPC_FilterValue, 27, 17, 0, 0, // Skip to: 1078
6429
/* 1061 */    MCD_OPC_CheckPredicate, 79, 112, 5, 0, // Skip to: 2458
6430
/* 1066 */    MCD_OPC_CheckField, 16, 5, 0, 105, 5, 0, // Skip to: 2458
6431
/* 1073 */    MCD_OPC_Decode, 152, 9, 230, 1, // Opcode: CLASS_D
6432
/* 1078 */    MCD_OPC_FilterValue, 28, 10, 0, 0, // Skip to: 1093
6433
/* 1083 */    MCD_OPC_CheckPredicate, 79, 90, 5, 0, // Skip to: 2458
6434
/* 1088 */    MCD_OPC_Decode, 180, 17, 230, 2, // Opcode: MIN_D
6435
/* 1093 */    MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 1108
6436
/* 1098 */    MCD_OPC_CheckPredicate, 79, 75, 5, 0, // Skip to: 2458
6437
/* 1103 */    MCD_OPC_Decode, 244, 16, 230, 2, // Opcode: MAX_D
6438
/* 1108 */    MCD_OPC_FilterValue, 30, 10, 0, 0, // Skip to: 1123
6439
/* 1113 */    MCD_OPC_CheckPredicate, 79, 60, 5, 0, // Skip to: 2458
6440
/* 1118 */    MCD_OPC_Decode, 164, 17, 230, 2, // Opcode: MINA_D
6441
/* 1123 */    MCD_OPC_FilterValue, 31, 50, 5, 0, // Skip to: 2458
6442
/* 1128 */    MCD_OPC_CheckPredicate, 79, 45, 5, 0, // Skip to: 2458
6443
/* 1133 */    MCD_OPC_Decode, 228, 16, 230, 2, // Opcode: MAXA_D
6444
/* 1138 */    MCD_OPC_FilterValue, 20, 243, 0, 0, // Skip to: 1386
6445
/* 1143 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
6446
/* 1146 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1161
6447
/* 1151 */    MCD_OPC_CheckPredicate, 79, 22, 5, 0, // Skip to: 2458
6448
/* 1156 */    MCD_OPC_Decode, 225, 9, 231, 2, // Opcode: CMP_F_S
6449
/* 1161 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 1176
6450
/* 1166 */    MCD_OPC_CheckPredicate, 79, 7, 5, 0, // Skip to: 2458
6451
/* 1171 */    MCD_OPC_Decode, 156, 10, 231, 2, // Opcode: CMP_UN_S
6452
/* 1176 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 1191
6453
/* 1181 */    MCD_OPC_CheckPredicate, 79, 248, 4, 0, // Skip to: 2458
6454
/* 1186 */    MCD_OPC_Decode, 222, 9, 231, 2, // Opcode: CMP_EQ_S
6455
/* 1191 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 1206
6456
/* 1196 */    MCD_OPC_CheckPredicate, 79, 233, 4, 0, // Skip to: 2458
6457
/* 1201 */    MCD_OPC_Decode, 144, 10, 231, 2, // Opcode: CMP_UEQ_S
6458
/* 1206 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 1221
6459
/* 1211 */    MCD_OPC_CheckPredicate, 79, 218, 4, 0, // Skip to: 2458
6460
/* 1216 */    MCD_OPC_Decode, 236, 9, 231, 2, // Opcode: CMP_LT_S
6461
/* 1221 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 1236
6462
/* 1226 */    MCD_OPC_CheckPredicate, 79, 203, 4, 0, // Skip to: 2458
6463
/* 1231 */    MCD_OPC_Decode, 152, 10, 231, 2, // Opcode: CMP_ULT_S
6464
/* 1236 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 1251
6465
/* 1241 */    MCD_OPC_CheckPredicate, 79, 188, 4, 0, // Skip to: 2458
6466
/* 1246 */    MCD_OPC_Decode, 230, 9, 231, 2, // Opcode: CMP_LE_S
6467
/* 1251 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 1266
6468
/* 1256 */    MCD_OPC_CheckPredicate, 79, 173, 4, 0, // Skip to: 2458
6469
/* 1261 */    MCD_OPC_Decode, 148, 10, 231, 2, // Opcode: CMP_ULE_S
6470
/* 1266 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 1281
6471
/* 1271 */    MCD_OPC_CheckPredicate, 79, 158, 4, 0, // Skip to: 2458
6472
/* 1276 */    MCD_OPC_Decode, 240, 9, 231, 2, // Opcode: CMP_SAF_S
6473
/* 1281 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 1296
6474
/* 1286 */    MCD_OPC_CheckPredicate, 79, 143, 4, 0, // Skip to: 2458
6475
/* 1291 */    MCD_OPC_Decode, 140, 10, 231, 2, // Opcode: CMP_SUN_S
6476
/* 1296 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 1311
6477
/* 1301 */    MCD_OPC_CheckPredicate, 79, 128, 4, 0, // Skip to: 2458
6478
/* 1306 */    MCD_OPC_Decode, 244, 9, 231, 2, // Opcode: CMP_SEQ_S
6479
/* 1311 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 1326
6480
/* 1316 */    MCD_OPC_CheckPredicate, 79, 113, 4, 0, // Skip to: 2458
6481
/* 1321 */    MCD_OPC_Decode, 128, 10, 231, 2, // Opcode: CMP_SUEQ_S
6482
/* 1326 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 1341
6483
/* 1331 */    MCD_OPC_CheckPredicate, 79, 98, 4, 0, // Skip to: 2458
6484
/* 1336 */    MCD_OPC_Decode, 252, 9, 231, 2, // Opcode: CMP_SLT_S
6485
/* 1341 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 1356
6486
/* 1346 */    MCD_OPC_CheckPredicate, 79, 83, 4, 0, // Skip to: 2458
6487
/* 1351 */    MCD_OPC_Decode, 136, 10, 231, 2, // Opcode: CMP_SULT_S
6488
/* 1356 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 1371
6489
/* 1361 */    MCD_OPC_CheckPredicate, 79, 68, 4, 0, // Skip to: 2458
6490
/* 1366 */    MCD_OPC_Decode, 248, 9, 231, 2, // Opcode: CMP_SLE_S
6491
/* 1371 */    MCD_OPC_FilterValue, 15, 58, 4, 0, // Skip to: 2458
6492
/* 1376 */    MCD_OPC_CheckPredicate, 79, 53, 4, 0, // Skip to: 2458
6493
/* 1381 */    MCD_OPC_Decode, 132, 10, 231, 2, // Opcode: CMP_SULE_S
6494
/* 1386 */    MCD_OPC_FilterValue, 21, 43, 4, 0, // Skip to: 2458
6495
/* 1391 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
6496
/* 1394 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1409
6497
/* 1399 */    MCD_OPC_CheckPredicate, 79, 30, 4, 0, // Skip to: 2458
6498
/* 1404 */    MCD_OPC_Decode, 224, 9, 232, 2, // Opcode: CMP_F_D
6499
/* 1409 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 1424
6500
/* 1414 */    MCD_OPC_CheckPredicate, 79, 15, 4, 0, // Skip to: 2458
6501
/* 1419 */    MCD_OPC_Decode, 154, 10, 232, 2, // Opcode: CMP_UN_D
6502
/* 1424 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 1439
6503
/* 1429 */    MCD_OPC_CheckPredicate, 79, 0, 4, 0, // Skip to: 2458
6504
/* 1434 */    MCD_OPC_Decode, 218, 9, 232, 2, // Opcode: CMP_EQ_D
6505
/* 1439 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 1454
6506
/* 1444 */    MCD_OPC_CheckPredicate, 79, 241, 3, 0, // Skip to: 2458
6507
/* 1449 */    MCD_OPC_Decode, 142, 10, 232, 2, // Opcode: CMP_UEQ_D
6508
/* 1454 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 1469
6509
/* 1459 */    MCD_OPC_CheckPredicate, 79, 226, 3, 0, // Skip to: 2458
6510
/* 1464 */    MCD_OPC_Decode, 232, 9, 232, 2, // Opcode: CMP_LT_D
6511
/* 1469 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 1484
6512
/* 1474 */    MCD_OPC_CheckPredicate, 79, 211, 3, 0, // Skip to: 2458
6513
/* 1479 */    MCD_OPC_Decode, 150, 10, 232, 2, // Opcode: CMP_ULT_D
6514
/* 1484 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 1499
6515
/* 1489 */    MCD_OPC_CheckPredicate, 79, 196, 3, 0, // Skip to: 2458
6516
/* 1494 */    MCD_OPC_Decode, 226, 9, 232, 2, // Opcode: CMP_LE_D
6517
/* 1499 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 1514
6518
/* 1504 */    MCD_OPC_CheckPredicate, 79, 181, 3, 0, // Skip to: 2458
6519
/* 1509 */    MCD_OPC_Decode, 146, 10, 232, 2, // Opcode: CMP_ULE_D
6520
/* 1514 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 1529
6521
/* 1519 */    MCD_OPC_CheckPredicate, 79, 166, 3, 0, // Skip to: 2458
6522
/* 1524 */    MCD_OPC_Decode, 238, 9, 232, 2, // Opcode: CMP_SAF_D
6523
/* 1529 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 1544
6524
/* 1534 */    MCD_OPC_CheckPredicate, 79, 151, 3, 0, // Skip to: 2458
6525
/* 1539 */    MCD_OPC_Decode, 138, 10, 232, 2, // Opcode: CMP_SUN_D
6526
/* 1544 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 1559
6527
/* 1549 */    MCD_OPC_CheckPredicate, 79, 136, 3, 0, // Skip to: 2458
6528
/* 1554 */    MCD_OPC_Decode, 242, 9, 232, 2, // Opcode: CMP_SEQ_D
6529
/* 1559 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 1574
6530
/* 1564 */    MCD_OPC_CheckPredicate, 79, 121, 3, 0, // Skip to: 2458
6531
/* 1569 */    MCD_OPC_Decode, 254, 9, 232, 2, // Opcode: CMP_SUEQ_D
6532
/* 1574 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 1589
6533
/* 1579 */    MCD_OPC_CheckPredicate, 79, 106, 3, 0, // Skip to: 2458
6534
/* 1584 */    MCD_OPC_Decode, 250, 9, 232, 2, // Opcode: CMP_SLT_D
6535
/* 1589 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 1604
6536
/* 1594 */    MCD_OPC_CheckPredicate, 79, 91, 3, 0, // Skip to: 2458
6537
/* 1599 */    MCD_OPC_Decode, 134, 10, 232, 2, // Opcode: CMP_SULT_D
6538
/* 1604 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 1619
6539
/* 1609 */    MCD_OPC_CheckPredicate, 79, 76, 3, 0, // Skip to: 2458
6540
/* 1614 */    MCD_OPC_Decode, 246, 9, 232, 2, // Opcode: CMP_SLE_D
6541
/* 1619 */    MCD_OPC_FilterValue, 15, 66, 3, 0, // Skip to: 2458
6542
/* 1624 */    MCD_OPC_CheckPredicate, 79, 61, 3, 0, // Skip to: 2458
6543
/* 1629 */    MCD_OPC_Decode, 130, 10, 232, 2, // Opcode: CMP_SULE_D
6544
/* 1634 */    MCD_OPC_FilterValue, 18, 93, 0, 0, // Skip to: 1732
6545
/* 1639 */    MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
6546
/* 1642 */    MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 1657
6547
/* 1647 */    MCD_OPC_CheckPredicate, 76, 38, 3, 0, // Skip to: 2458
6548
/* 1652 */    MCD_OPC_Decode, 174, 7, 233, 2, // Opcode: BC2EQZ
6549
/* 1657 */    MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 1672
6550
/* 1662 */    MCD_OPC_CheckPredicate, 76, 23, 3, 0, // Skip to: 2458
6551
/* 1667 */    MCD_OPC_Decode, 140, 16, 234, 2, // Opcode: LWC2_R6
6552
/* 1672 */    MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 1687
6553
/* 1677 */    MCD_OPC_CheckPredicate, 76, 8, 3, 0, // Skip to: 2458
6554
/* 1682 */    MCD_OPC_Decode, 138, 23, 234, 2, // Opcode: SWC2_R6
6555
/* 1687 */    MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 1702
6556
/* 1692 */    MCD_OPC_CheckPredicate, 76, 249, 2, 0, // Skip to: 2458
6557
/* 1697 */    MCD_OPC_Decode, 176, 7, 233, 2, // Opcode: BC2NEZ
6558
/* 1702 */    MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 1717
6559
/* 1707 */    MCD_OPC_CheckPredicate, 76, 234, 2, 0, // Skip to: 2458
6560
/* 1712 */    MCD_OPC_Decode, 187, 15, 234, 2, // Opcode: LDC2_R6
6561
/* 1717 */    MCD_OPC_FilterValue, 15, 224, 2, 0, // Skip to: 2458
6562
/* 1722 */    MCD_OPC_CheckPredicate, 76, 219, 2, 0, // Skip to: 2458
6563
/* 1727 */    MCD_OPC_Decode, 234, 20, 234, 2, // Opcode: SDC2_R6
6564
/* 1732 */    MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 1747
6565
/* 1737 */    MCD_OPC_CheckPredicate, 76, 204, 2, 0, // Skip to: 2458
6566
/* 1742 */    MCD_OPC_Decode, 227, 7, 235, 2, // Opcode: BGEZC
6567
/* 1747 */    MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 1762
6568
/* 1752 */    MCD_OPC_CheckPredicate, 76, 189, 2, 0, // Skip to: 2458
6569
/* 1757 */    MCD_OPC_Decode, 161, 8, 236, 2, // Opcode: BLTZC
6570
/* 1762 */    MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 1777
6571
/* 1767 */    MCD_OPC_CheckPredicate, 76, 174, 2, 0, // Skip to: 2458
6572
/* 1772 */    MCD_OPC_Decode, 172, 8, 237, 2, // Opcode: BNEC
6573
/* 1777 */    MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 1792
6574
/* 1782 */    MCD_OPC_CheckPredicate, 77, 159, 2, 0, // Skip to: 2458
6575
/* 1787 */    MCD_OPC_Decode, 198, 11, 238, 2, // Opcode: DAUI
6576
/* 1792 */    MCD_OPC_FilterValue, 31, 135, 1, 0, // Skip to: 2188
6577
/* 1797 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
6578
/* 1800 */    MCD_OPC_FilterValue, 15, 123, 0, 0, // Skip to: 1928
6579
/* 1805 */    MCD_OPC_ExtractField, 6, 10,  // Inst{15-6} ...
6580
/* 1808 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1823
6581
/* 1813 */    MCD_OPC_CheckPredicate, 80, 128, 2, 0, // Skip to: 2458
6582
/* 1818 */    MCD_OPC_Decode, 165, 10, 239, 2, // Opcode: CRC32B
6583
/* 1823 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 1838
6584
/* 1828 */    MCD_OPC_CheckPredicate, 80, 113, 2, 0, // Skip to: 2458
6585
/* 1833 */    MCD_OPC_Decode, 175, 10, 239, 2, // Opcode: CRC32H
6586
/* 1838 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 1853
6587
/* 1843 */    MCD_OPC_CheckPredicate, 80, 98, 2, 0, // Skip to: 2458
6588
/* 1848 */    MCD_OPC_Decode, 177, 10, 239, 2, // Opcode: CRC32W
6589
/* 1853 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 1868
6590
/* 1858 */    MCD_OPC_CheckPredicate, 81, 83, 2, 0, // Skip to: 2458
6591
/* 1863 */    MCD_OPC_Decode, 174, 10, 239, 2, // Opcode: CRC32D
6592
/* 1868 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 1883
6593
/* 1873 */    MCD_OPC_CheckPredicate, 80, 68, 2, 0, // Skip to: 2458
6594
/* 1878 */    MCD_OPC_Decode, 167, 10, 239, 2, // Opcode: CRC32CB
6595
/* 1883 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 1898
6596
/* 1888 */    MCD_OPC_CheckPredicate, 80, 53, 2, 0, // Skip to: 2458
6597
/* 1893 */    MCD_OPC_Decode, 170, 10, 239, 2, // Opcode: CRC32CH
6598
/* 1898 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 1913
6599
/* 1903 */    MCD_OPC_CheckPredicate, 80, 38, 2, 0, // Skip to: 2458
6600
/* 1908 */    MCD_OPC_Decode, 172, 10, 239, 2, // Opcode: CRC32CW
6601
/* 1913 */    MCD_OPC_FilterValue, 7, 28, 2, 0, // Skip to: 2458
6602
/* 1918 */    MCD_OPC_CheckPredicate, 81, 23, 2, 0, // Skip to: 2458
6603
/* 1923 */    MCD_OPC_Decode, 169, 10, 239, 2, // Opcode: CRC32CD
6604
/* 1928 */    MCD_OPC_FilterValue, 32, 47, 0, 0, // Skip to: 1980
6605
/* 1933 */    MCD_OPC_ExtractField, 8, 3,  // Inst{10-8} ...
6606
/* 1936 */    MCD_OPC_FilterValue, 0, 24, 0, 0, // Skip to: 1965
6607
/* 1941 */    MCD_OPC_CheckPredicate, 75, 0, 2, 0, // Skip to: 2458
6608
/* 1946 */    MCD_OPC_CheckField, 21, 5, 0, 249, 1, 0, // Skip to: 2458
6609
/* 1953 */    MCD_OPC_CheckField, 6, 2, 0, 242, 1, 0, // Skip to: 2458
6610
/* 1960 */    MCD_OPC_Decode, 132, 8, 204, 2, // Opcode: BITSWAP
6611
/* 1965 */    MCD_OPC_FilterValue, 2, 232, 1, 0, // Skip to: 2458
6612
/* 1970 */    MCD_OPC_CheckPredicate, 75, 227, 1, 0, // Skip to: 2458
6613
/* 1975 */    MCD_OPC_Decode, 211, 6, 240, 2, // Opcode: ALIGN
6614
/* 1980 */    MCD_OPC_FilterValue, 36, 47, 0, 0, // Skip to: 2032
6615
/* 1985 */    MCD_OPC_ExtractField, 9, 2,  // Inst{10-9} ...
6616
/* 1988 */    MCD_OPC_FilterValue, 0, 24, 0, 0, // Skip to: 2017
6617
/* 1993 */    MCD_OPC_CheckPredicate, 77, 204, 1, 0, // Skip to: 2458
6618
/* 1998 */    MCD_OPC_CheckField, 21, 5, 0, 197, 1, 0, // Skip to: 2458
6619
/* 2005 */    MCD_OPC_CheckField, 6, 3, 0, 190, 1, 0, // Skip to: 2458
6620
/* 2012 */    MCD_OPC_Decode, 199, 11, 241, 2, // Opcode: DBITSWAP
6621
/* 2017 */    MCD_OPC_FilterValue, 1, 180, 1, 0, // Skip to: 2458
6622
/* 2022 */    MCD_OPC_CheckPredicate, 77, 175, 1, 0, // Skip to: 2458
6623
/* 2027 */    MCD_OPC_Decode, 196, 11, 242, 2, // Opcode: DALIGN
6624
/* 2032 */    MCD_OPC_FilterValue, 37, 17, 0, 0, // Skip to: 2054
6625
/* 2037 */    MCD_OPC_CheckPredicate, 76, 160, 1, 0, // Skip to: 2458
6626
/* 2042 */    MCD_OPC_CheckField, 6, 1, 0, 153, 1, 0, // Skip to: 2458
6627
/* 2049 */    MCD_OPC_Decode, 252, 8, 209, 2, // Opcode: CACHE_R6
6628
/* 2054 */    MCD_OPC_FilterValue, 38, 10, 0, 0, // Skip to: 2069
6629
/* 2059 */    MCD_OPC_CheckPredicate, 82, 138, 1, 0, // Skip to: 2458
6630
/* 2064 */    MCD_OPC_Decode, 217, 20, 243, 2, // Opcode: SC_R6
6631
/* 2069 */    MCD_OPC_FilterValue, 39, 10, 0, 0, // Skip to: 2084
6632
/* 2074 */    MCD_OPC_CheckPredicate, 75, 123, 1, 0, // Skip to: 2458
6633
/* 2079 */    MCD_OPC_Decode, 210, 20, 243, 2, // Opcode: SCD_R6
6634
/* 2084 */    MCD_OPC_FilterValue, 53, 17, 0, 0, // Skip to: 2106
6635
/* 2089 */    MCD_OPC_CheckPredicate, 76, 108, 1, 0, // Skip to: 2458
6636
/* 2094 */    MCD_OPC_CheckField, 6, 1, 0, 101, 1, 0, // Skip to: 2458
6637
/* 2101 */    MCD_OPC_Decode, 245, 19, 209, 2, // Opcode: PREF_R6
6638
/* 2106 */    MCD_OPC_FilterValue, 54, 10, 0, 0, // Skip to: 2121
6639
/* 2111 */    MCD_OPC_CheckPredicate, 82, 86, 1, 0, // Skip to: 2458
6640
/* 2116 */    MCD_OPC_Decode, 246, 15, 243, 2, // Opcode: LL_R6
6641
/* 2121 */    MCD_OPC_FilterValue, 55, 10, 0, 0, // Skip to: 2136
6642
/* 2126 */    MCD_OPC_CheckPredicate, 77, 71, 1, 0, // Skip to: 2458
6643
/* 2131 */    MCD_OPC_Decode, 239, 15, 243, 2, // Opcode: LLD_R6
6644
/* 2136 */    MCD_OPC_FilterValue, 61, 61, 1, 0, // Skip to: 2458
6645
/* 2141 */    MCD_OPC_ExtractField, 6, 2,  // Inst{7-6} ...
6646
/* 2144 */    MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 2166
6647
/* 2149 */    MCD_OPC_CheckPredicate, 83, 48, 1, 0, // Skip to: 2458
6648
/* 2154 */    MCD_OPC_CheckField, 8, 13, 0, 41, 1, 0, // Skip to: 2458
6649
/* 2161 */    MCD_OPC_Decode, 184, 14, 186, 1, // Opcode: GINVI
6650
/* 2166 */    MCD_OPC_FilterValue, 2, 31, 1, 0, // Skip to: 2458
6651
/* 2171 */    MCD_OPC_CheckPredicate, 83, 26, 1, 0, // Skip to: 2458
6652
/* 2176 */    MCD_OPC_CheckField, 10, 11, 0, 19, 1, 0, // Skip to: 2458
6653
/* 2183 */    MCD_OPC_Decode, 187, 14, 244, 2, // Opcode: GINVT
6654
/* 2188 */    MCD_OPC_FilterValue, 50, 10, 0, 0, // Skip to: 2203
6655
/* 2193 */    MCD_OPC_CheckPredicate, 76, 4, 1, 0, // Skip to: 2458
6656
/* 2198 */    MCD_OPC_Decode, 161, 7, 245, 2, // Opcode: BC
6657
/* 2203 */    MCD_OPC_FilterValue, 53, 27, 0, 0, // Skip to: 2235
6658
/* 2208 */    MCD_OPC_CheckPredicate, 24, 12, 0, 0, // Skip to: 2225
6659
/* 2213 */    MCD_OPC_CheckField, 16, 5, 0, 5, 0, 0, // Skip to: 2225
6660
/* 2220 */    MCD_OPC_Decode, 238, 7, 180, 1, // Opcode: BGTZC_MMR6
6661
/* 2225 */    MCD_OPC_CheckPredicate, 24, 228, 0, 0, // Skip to: 2458
6662
/* 2230 */    MCD_OPC_Decode, 163, 8, 180, 1, // Opcode: BLTZC_MMR6
6663
/* 2235 */    MCD_OPC_FilterValue, 54, 26, 0, 0, // Skip to: 2266
6664
/* 2240 */    MCD_OPC_CheckPredicate, 75, 11, 0, 0, // Skip to: 2256
6665
/* 2245 */    MCD_OPC_CheckField, 21, 5, 0, 4, 0, 0, // Skip to: 2256
6666
/* 2252 */    MCD_OPC_Decode, 129, 15, 103, // Opcode: JIC
6667
/* 2256 */    MCD_OPC_CheckPredicate, 76, 197, 0, 0, // Skip to: 2458
6668
/* 2261 */    MCD_OPC_Decode, 201, 7, 246, 2, // Opcode: BEQZC
6669
/* 2266 */    MCD_OPC_FilterValue, 58, 10, 0, 0, // Skip to: 2281
6670
/* 2271 */    MCD_OPC_CheckPredicate, 75, 182, 0, 0, // Skip to: 2458
6671
/* 2276 */    MCD_OPC_Decode, 148, 7, 245, 2, // Opcode: BALC
6672
/* 2281 */    MCD_OPC_FilterValue, 59, 109, 0, 0, // Skip to: 2395
6673
/* 2286 */    MCD_OPC_ExtractField, 19, 2,  // Inst{20-19} ...
6674
/* 2289 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2304
6675
/* 2294 */    MCD_OPC_CheckPredicate, 75, 159, 0, 0, // Skip to: 2458
6676
/* 2299 */    MCD_OPC_Decode, 129, 6, 174, 1, // Opcode: ADDIUPC
6677
/* 2304 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 2319
6678
/* 2309 */    MCD_OPC_CheckPredicate, 75, 144, 0, 0, // Skip to: 2458
6679
/* 2314 */    MCD_OPC_Decode, 158, 16, 174, 1, // Opcode: LWPC
6680
/* 2319 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2334
6681
/* 2324 */    MCD_OPC_CheckPredicate, 84, 129, 0, 0, // Skip to: 2458
6682
/* 2329 */    MCD_OPC_Decode, 169, 16, 174, 1, // Opcode: LWUPC
6683
/* 2334 */    MCD_OPC_FilterValue, 3, 119, 0, 0, // Skip to: 2458
6684
/* 2339 */    MCD_OPC_ExtractField, 18, 1,  // Inst{18} ...
6685
/* 2342 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2357
6686
/* 2347 */    MCD_OPC_CheckPredicate, 84, 106, 0, 0, // Skip to: 2458
6687
/* 2352 */    MCD_OPC_Decode, 194, 15, 247, 2, // Opcode: LDPC
6688
/* 2357 */    MCD_OPC_FilterValue, 1, 96, 0, 0, // Skip to: 2458
6689
/* 2362 */    MCD_OPC_ExtractField, 16, 2,  // Inst{17-16} ...
6690
/* 2365 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2380
6691
/* 2370 */    MCD_OPC_CheckPredicate, 75, 83, 0, 0, // Skip to: 2458
6692
/* 2375 */    MCD_OPC_Decode, 245, 6, 175, 1, // Opcode: AUIPC
6693
/* 2380 */    MCD_OPC_FilterValue, 3, 73, 0, 0, // Skip to: 2458
6694
/* 2385 */    MCD_OPC_CheckPredicate, 75, 68, 0, 0, // Skip to: 2458
6695
/* 2390 */    MCD_OPC_Decode, 213, 6, 175, 1, // Opcode: ALUIPC
6696
/* 2395 */    MCD_OPC_FilterValue, 61, 27, 0, 0, // Skip to: 2427
6697
/* 2400 */    MCD_OPC_CheckPredicate, 24, 12, 0, 0, // Skip to: 2417
6698
/* 2405 */    MCD_OPC_CheckField, 16, 5, 0, 5, 0, 0, // Skip to: 2417
6699
/* 2412 */    MCD_OPC_Decode, 140, 8, 182, 1, // Opcode: BLEZC_MMR6
6700
/* 2417 */    MCD_OPC_CheckPredicate, 24, 36, 0, 0, // Skip to: 2458
6701
/* 2422 */    MCD_OPC_Decode, 229, 7, 182, 1, // Opcode: BGEZC_MMR6
6702
/* 2427 */    MCD_OPC_FilterValue, 62, 26, 0, 0, // Skip to: 2458
6703
/* 2432 */    MCD_OPC_CheckPredicate, 75, 11, 0, 0, // Skip to: 2448
6704
/* 2437 */    MCD_OPC_CheckField, 21, 5, 0, 4, 0, 0, // Skip to: 2448
6705
/* 2444 */    MCD_OPC_Decode, 254, 14, 103, // Opcode: JIALC
6706
/* 2448 */    MCD_OPC_CheckPredicate, 76, 5, 0, 0, // Skip to: 2458
6707
/* 2453 */    MCD_OPC_Decode, 191, 8, 246, 2, // Opcode: BNEZC
6708
/* 2458 */    MCD_OPC_Fail,
6709
  0
6710
};
6711
6712
static const uint8_t DecoderTableMips32r6_64r6_Ambiguous32[] = {
6713
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
6714
/* 3 */       MCD_OPC_FilterValue, 6, 27, 0, 0, // Skip to: 35
6715
/* 8 */       MCD_OPC_CheckPredicate, 76, 12, 0, 0, // Skip to: 25
6716
/* 13 */      MCD_OPC_CheckField, 21, 5, 0, 5, 0, 0, // Skip to: 25
6717
/* 20 */      MCD_OPC_Decode, 136, 8, 223, 2, // Opcode: BLEZALC
6718
/* 25 */      MCD_OPC_CheckPredicate, 76, 165, 0, 0, // Skip to: 195
6719
/* 30 */      MCD_OPC_Decode, 215, 7, 223, 2, // Opcode: BGEUC
6720
/* 35 */      MCD_OPC_FilterValue, 7, 27, 0, 0, // Skip to: 67
6721
/* 40 */      MCD_OPC_CheckPredicate, 76, 12, 0, 0, // Skip to: 57
6722
/* 45 */      MCD_OPC_CheckField, 21, 5, 0, 5, 0, 0, // Skip to: 57
6723
/* 52 */      MCD_OPC_Decode, 234, 7, 224, 2, // Opcode: BGTZALC
6724
/* 57 */      MCD_OPC_CheckPredicate, 76, 133, 0, 0, // Skip to: 195
6725
/* 62 */      MCD_OPC_Decode, 149, 8, 224, 2, // Opcode: BLTUC
6726
/* 67 */      MCD_OPC_FilterValue, 8, 27, 0, 0, // Skip to: 99
6727
/* 72 */      MCD_OPC_CheckPredicate, 76, 12, 0, 0, // Skip to: 89
6728
/* 77 */      MCD_OPC_CheckField, 21, 5, 0, 5, 0, 0, // Skip to: 89
6729
/* 84 */      MCD_OPC_Decode, 199, 7, 237, 2, // Opcode: BEQZALC
6730
/* 89 */      MCD_OPC_CheckPredicate, 76, 101, 0, 0, // Skip to: 195
6731
/* 94 */      MCD_OPC_Decode, 206, 8, 225, 2, // Opcode: BOVC
6732
/* 99 */      MCD_OPC_FilterValue, 22, 27, 0, 0, // Skip to: 131
6733
/* 104 */     MCD_OPC_CheckPredicate, 76, 12, 0, 0, // Skip to: 121
6734
/* 109 */     MCD_OPC_CheckField, 21, 5, 0, 5, 0, 0, // Skip to: 121
6735
/* 116 */     MCD_OPC_Decode, 138, 8, 235, 2, // Opcode: BLEZC
6736
/* 121 */     MCD_OPC_CheckPredicate, 76, 69, 0, 0, // Skip to: 195
6737
/* 126 */     MCD_OPC_Decode, 209, 7, 235, 2, // Opcode: BGEC
6738
/* 131 */     MCD_OPC_FilterValue, 23, 27, 0, 0, // Skip to: 163
6739
/* 136 */     MCD_OPC_CheckPredicate, 76, 12, 0, 0, // Skip to: 153
6740
/* 141 */     MCD_OPC_CheckField, 21, 5, 0, 5, 0, 0, // Skip to: 153
6741
/* 148 */     MCD_OPC_Decode, 236, 7, 236, 2, // Opcode: BGTZC
6742
/* 153 */     MCD_OPC_CheckPredicate, 76, 37, 0, 0, // Skip to: 195
6743
/* 158 */     MCD_OPC_Decode, 143, 8, 236, 2, // Opcode: BLTC
6744
/* 163 */     MCD_OPC_FilterValue, 24, 27, 0, 0, // Skip to: 195
6745
/* 168 */     MCD_OPC_CheckPredicate, 76, 12, 0, 0, // Skip to: 185
6746
/* 173 */     MCD_OPC_CheckField, 21, 5, 0, 5, 0, 0, // Skip to: 185
6747
/* 180 */     MCD_OPC_Decode, 189, 8, 237, 2, // Opcode: BNEZALC
6748
/* 185 */     MCD_OPC_CheckPredicate, 76, 5, 0, 0, // Skip to: 195
6749
/* 190 */     MCD_OPC_Decode, 199, 8, 237, 2, // Opcode: BNVC
6750
/* 195 */     MCD_OPC_Fail,
6751
  0
6752
};
6753
6754
static const uint8_t DecoderTableMips32r6_64r6_BranchZero32[] = {
6755
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
6756
/* 3 */       MCD_OPC_FilterValue, 22, 10, 0, 0, // Skip to: 18
6757
/* 8 */       MCD_OPC_CheckPredicate, 85, 20, 0, 0, // Skip to: 33
6758
/* 13 */      MCD_OPC_Decode, 228, 7, 235, 2, // Opcode: BGEZC64
6759
/* 18 */      MCD_OPC_FilterValue, 23, 10, 0, 0, // Skip to: 33
6760
/* 23 */      MCD_OPC_CheckPredicate, 85, 5, 0, 0, // Skip to: 33
6761
/* 28 */      MCD_OPC_Decode, 162, 8, 236, 2, // Opcode: BLTZC64
6762
/* 33 */      MCD_OPC_Fail,
6763
  0
6764
};
6765
6766
static const uint8_t DecoderTableMips32r6_64r6_GP6432[] = {
6767
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
6768
/* 3 */       MCD_OPC_FilterValue, 0, 53, 0, 0, // Skip to: 61
6769
/* 8 */       MCD_OPC_ExtractField, 0, 11,  // Inst{10-0} ...
6770
/* 11 */      MCD_OPC_FilterValue, 53, 9, 0, 0, // Skip to: 25
6771
/* 16 */      MCD_OPC_CheckPredicate, 86, 226, 0, 0, // Skip to: 247
6772
/* 21 */      MCD_OPC_Decode, 251, 20, 23, // Opcode: SELEQZ64
6773
/* 25 */      MCD_OPC_FilterValue, 55, 9, 0, 0, // Skip to: 39
6774
/* 30 */      MCD_OPC_CheckPredicate, 86, 212, 0, 0, // Skip to: 247
6775
/* 35 */      MCD_OPC_Decode, 130, 21, 23, // Opcode: SELNEZ64
6776
/* 39 */      MCD_OPC_FilterValue, 137, 8, 202, 0, 0, // Skip to: 247
6777
/* 45 */      MCD_OPC_CheckPredicate, 75, 197, 0, 0, // Skip to: 247
6778
/* 50 */      MCD_OPC_CheckField, 11, 10, 0, 190, 0, 0, // Skip to: 247
6779
/* 57 */      MCD_OPC_Decode, 142, 15, 24, // Opcode: JR_HB64_R6
6780
/* 61 */      MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 76
6781
/* 66 */      MCD_OPC_CheckPredicate, 85, 176, 0, 0, // Skip to: 247
6782
/* 71 */      MCD_OPC_Decode, 216, 7, 223, 2, // Opcode: BGEUC64
6783
/* 76 */      MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 91
6784
/* 81 */      MCD_OPC_CheckPredicate, 85, 161, 0, 0, // Skip to: 247
6785
/* 86 */      MCD_OPC_Decode, 150, 8, 224, 2, // Opcode: BLTUC64
6786
/* 91 */      MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 106
6787
/* 96 */      MCD_OPC_CheckPredicate, 85, 146, 0, 0, // Skip to: 247
6788
/* 101 */     MCD_OPC_Decode, 192, 7, 225, 2, // Opcode: BEQC64
6789
/* 106 */     MCD_OPC_FilterValue, 22, 27, 0, 0, // Skip to: 138
6790
/* 111 */     MCD_OPC_CheckPredicate, 85, 12, 0, 0, // Skip to: 128
6791
/* 116 */     MCD_OPC_CheckField, 21, 5, 0, 5, 0, 0, // Skip to: 128
6792
/* 123 */     MCD_OPC_Decode, 139, 8, 235, 2, // Opcode: BLEZC64
6793
/* 128 */     MCD_OPC_CheckPredicate, 85, 114, 0, 0, // Skip to: 247
6794
/* 133 */     MCD_OPC_Decode, 210, 7, 235, 2, // Opcode: BGEC64
6795
/* 138 */     MCD_OPC_FilterValue, 23, 27, 0, 0, // Skip to: 170
6796
/* 143 */     MCD_OPC_CheckPredicate, 85, 12, 0, 0, // Skip to: 160
6797
/* 148 */     MCD_OPC_CheckField, 21, 5, 0, 5, 0, 0, // Skip to: 160
6798
/* 155 */     MCD_OPC_Decode, 237, 7, 236, 2, // Opcode: BGTZC64
6799
/* 160 */     MCD_OPC_CheckPredicate, 85, 82, 0, 0, // Skip to: 247
6800
/* 165 */     MCD_OPC_Decode, 144, 8, 236, 2, // Opcode: BLTC64
6801
/* 170 */     MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 185
6802
/* 175 */     MCD_OPC_CheckPredicate, 85, 67, 0, 0, // Skip to: 247
6803
/* 180 */     MCD_OPC_Decode, 174, 8, 237, 2, // Opcode: BNEC64
6804
/* 185 */     MCD_OPC_FilterValue, 54, 26, 0, 0, // Skip to: 216
6805
/* 190 */     MCD_OPC_CheckPredicate, 85, 11, 0, 0, // Skip to: 206
6806
/* 195 */     MCD_OPC_CheckField, 21, 5, 0, 4, 0, 0, // Skip to: 206
6807
/* 202 */     MCD_OPC_Decode, 130, 15, 22, // Opcode: JIC64
6808
/* 206 */     MCD_OPC_CheckPredicate, 85, 36, 0, 0, // Skip to: 247
6809
/* 211 */     MCD_OPC_Decode, 204, 7, 248, 2, // Opcode: BEQZC64
6810
/* 216 */     MCD_OPC_FilterValue, 62, 26, 0, 0, // Skip to: 247
6811
/* 221 */     MCD_OPC_CheckPredicate, 85, 11, 0, 0, // Skip to: 237
6812
/* 226 */     MCD_OPC_CheckField, 21, 5, 0, 4, 0, 0, // Skip to: 237
6813
/* 233 */     MCD_OPC_Decode, 255, 14, 22, // Opcode: JIALC64
6814
/* 237 */     MCD_OPC_CheckPredicate, 85, 5, 0, 0, // Skip to: 247
6815
/* 242 */     MCD_OPC_Decode, 194, 8, 248, 2, // Opcode: BNEZC64
6816
/* 247 */     MCD_OPC_Fail,
6817
  0
6818
};
6819
6820
static const uint8_t DecoderTableMips32r6_64r6_PTR6432[] = {
6821
/* 0 */       MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
6822
/* 3 */       MCD_OPC_FilterValue, 38, 17, 0, 0, // Skip to: 25
6823
/* 8 */       MCD_OPC_CheckPredicate, 87, 34, 0, 0, // Skip to: 47
6824
/* 13 */      MCD_OPC_CheckField, 26, 6, 31, 27, 0, 0, // Skip to: 47
6825
/* 20 */      MCD_OPC_Decode, 208, 20, 243, 2, // Opcode: SC64_R6
6826
/* 25 */      MCD_OPC_FilterValue, 54, 17, 0, 0, // Skip to: 47
6827
/* 30 */      MCD_OPC_CheckPredicate, 87, 12, 0, 0, // Skip to: 47
6828
/* 35 */      MCD_OPC_CheckField, 26, 6, 31, 5, 0, 0, // Skip to: 47
6829
/* 42 */      MCD_OPC_Decode, 237, 15, 243, 2, // Opcode: LL64_R6
6830
/* 47 */      MCD_OPC_Fail,
6831
  0
6832
};
6833
6834
static const uint8_t DecoderTableMips6432[] = {
6835
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
6836
/* 3 */       MCD_OPC_FilterValue, 0, 236, 1, 0, // Skip to: 500
6837
/* 8 */       MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
6838
/* 11 */      MCD_OPC_FilterValue, 8, 16, 0, 0, // Skip to: 32
6839
/* 16 */      MCD_OPC_CheckPredicate, 88, 244, 4, 0, // Skip to: 1289
6840
/* 21 */      MCD_OPC_CheckField, 6, 15, 16, 237, 4, 0, // Skip to: 1289
6841
/* 28 */      MCD_OPC_Decode, 141, 15, 24, // Opcode: JR_HB64
6842
/* 32 */      MCD_OPC_FilterValue, 9, 45, 0, 0, // Skip to: 82
6843
/* 37 */      MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6844
/* 40 */      MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 61
6845
/* 45 */      MCD_OPC_CheckPredicate, 89, 215, 4, 0, // Skip to: 1289
6846
/* 50 */      MCD_OPC_CheckField, 16, 5, 0, 208, 4, 0, // Skip to: 1289
6847
/* 57 */      MCD_OPC_Decode, 238, 14, 26, // Opcode: JALR64
6848
/* 61 */      MCD_OPC_FilterValue, 16, 199, 4, 0, // Skip to: 1289
6849
/* 66 */      MCD_OPC_CheckPredicate, 90, 194, 4, 0, // Skip to: 1289
6850
/* 71 */      MCD_OPC_CheckField, 16, 5, 0, 187, 4, 0, // Skip to: 1289
6851
/* 78 */      MCD_OPC_Decode, 248, 14, 26, // Opcode: JALR_HB64
6852
/* 82 */      MCD_OPC_FilterValue, 20, 17, 0, 0, // Skip to: 104
6853
/* 87 */      MCD_OPC_CheckPredicate, 91, 173, 4, 0, // Skip to: 1289
6854
/* 92 */      MCD_OPC_CheckField, 6, 5, 0, 166, 4, 0, // Skip to: 1289
6855
/* 99 */      MCD_OPC_Decode, 190, 12, 249, 2, // Opcode: DSLLV
6856
/* 104 */     MCD_OPC_FilterValue, 22, 33, 0, 0, // Skip to: 142
6857
/* 109 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
6858
/* 112 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 127
6859
/* 117 */     MCD_OPC_CheckPredicate, 91, 143, 4, 0, // Skip to: 1289
6860
/* 122 */     MCD_OPC_Decode, 196, 12, 249, 2, // Opcode: DSRLV
6861
/* 127 */     MCD_OPC_FilterValue, 1, 133, 4, 0, // Skip to: 1289
6862
/* 132 */     MCD_OPC_CheckPredicate, 90, 128, 4, 0, // Skip to: 1289
6863
/* 137 */     MCD_OPC_Decode, 183, 12, 249, 2, // Opcode: DROTRV
6864
/* 142 */     MCD_OPC_FilterValue, 23, 17, 0, 0, // Skip to: 164
6865
/* 147 */     MCD_OPC_CheckPredicate, 91, 113, 4, 0, // Skip to: 1289
6866
/* 152 */     MCD_OPC_CheckField, 6, 5, 0, 106, 4, 0, // Skip to: 1289
6867
/* 159 */     MCD_OPC_Decode, 193, 12, 249, 2, // Opcode: DSRAV
6868
/* 164 */     MCD_OPC_FilterValue, 28, 17, 0, 0, // Skip to: 186
6869
/* 169 */     MCD_OPC_CheckPredicate, 92, 91, 4, 0, // Skip to: 1289
6870
/* 174 */     MCD_OPC_CheckField, 6, 10, 0, 84, 4, 0, // Skip to: 1289
6871
/* 181 */     MCD_OPC_Decode, 254, 11, 250, 2, // Opcode: DMULT
6872
/* 186 */     MCD_OPC_FilterValue, 29, 17, 0, 0, // Skip to: 208
6873
/* 191 */     MCD_OPC_CheckPredicate, 92, 69, 4, 0, // Skip to: 1289
6874
/* 196 */     MCD_OPC_CheckField, 6, 10, 0, 62, 4, 0, // Skip to: 1289
6875
/* 203 */     MCD_OPC_Decode, 255, 11, 250, 2, // Opcode: DMULTu
6876
/* 208 */     MCD_OPC_FilterValue, 30, 17, 0, 0, // Skip to: 230
6877
/* 213 */     MCD_OPC_CheckPredicate, 92, 47, 4, 0, // Skip to: 1289
6878
/* 218 */     MCD_OPC_CheckField, 6, 10, 0, 40, 4, 0, // Skip to: 1289
6879
/* 225 */     MCD_OPC_Decode, 185, 12, 250, 2, // Opcode: DSDIV
6880
/* 230 */     MCD_OPC_FilterValue, 31, 17, 0, 0, // Skip to: 252
6881
/* 235 */     MCD_OPC_CheckPredicate, 92, 25, 4, 0, // Skip to: 1289
6882
/* 240 */     MCD_OPC_CheckField, 6, 10, 0, 18, 4, 0, // Skip to: 1289
6883
/* 247 */     MCD_OPC_Decode, 199, 12, 250, 2, // Opcode: DUDIV
6884
/* 252 */     MCD_OPC_FilterValue, 44, 16, 0, 0, // Skip to: 273
6885
/* 257 */     MCD_OPC_CheckPredicate, 91, 3, 4, 0, // Skip to: 1289
6886
/* 262 */     MCD_OPC_CheckField, 6, 5, 0, 252, 3, 0, // Skip to: 1289
6887
/* 269 */     MCD_OPC_Decode, 191, 11, 23, // Opcode: DADD
6888
/* 273 */     MCD_OPC_FilterValue, 45, 16, 0, 0, // Skip to: 294
6889
/* 278 */     MCD_OPC_CheckPredicate, 91, 238, 3, 0, // Skip to: 1289
6890
/* 283 */     MCD_OPC_CheckField, 6, 5, 0, 231, 3, 0, // Skip to: 1289
6891
/* 290 */     MCD_OPC_Decode, 194, 11, 23, // Opcode: DADDu
6892
/* 294 */     MCD_OPC_FilterValue, 46, 16, 0, 0, // Skip to: 315
6893
/* 299 */     MCD_OPC_CheckPredicate, 91, 217, 3, 0, // Skip to: 1289
6894
/* 304 */     MCD_OPC_CheckField, 6, 5, 0, 210, 3, 0, // Skip to: 1289
6895
/* 311 */     MCD_OPC_Decode, 197, 12, 23, // Opcode: DSUB
6896
/* 315 */     MCD_OPC_FilterValue, 47, 16, 0, 0, // Skip to: 336
6897
/* 320 */     MCD_OPC_CheckPredicate, 91, 196, 3, 0, // Skip to: 1289
6898
/* 325 */     MCD_OPC_CheckField, 6, 5, 0, 189, 3, 0, // Skip to: 1289
6899
/* 332 */     MCD_OPC_Decode, 198, 12, 23, // Opcode: DSUBu
6900
/* 336 */     MCD_OPC_FilterValue, 56, 17, 0, 0, // Skip to: 358
6901
/* 341 */     MCD_OPC_CheckPredicate, 91, 175, 3, 0, // Skip to: 1289
6902
/* 346 */     MCD_OPC_CheckField, 21, 5, 0, 168, 3, 0, // Skip to: 1289
6903
/* 353 */     MCD_OPC_Decode, 187, 12, 251, 2, // Opcode: DSLL
6904
/* 358 */     MCD_OPC_FilterValue, 58, 33, 0, 0, // Skip to: 396
6905
/* 363 */     MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
6906
/* 366 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 381
6907
/* 371 */     MCD_OPC_CheckPredicate, 91, 145, 3, 0, // Skip to: 1289
6908
/* 376 */     MCD_OPC_Decode, 194, 12, 251, 2, // Opcode: DSRL
6909
/* 381 */     MCD_OPC_FilterValue, 1, 135, 3, 0, // Skip to: 1289
6910
/* 386 */     MCD_OPC_CheckPredicate, 90, 130, 3, 0, // Skip to: 1289
6911
/* 391 */     MCD_OPC_Decode, 181, 12, 251, 2, // Opcode: DROTR
6912
/* 396 */     MCD_OPC_FilterValue, 59, 17, 0, 0, // Skip to: 418
6913
/* 401 */     MCD_OPC_CheckPredicate, 91, 115, 3, 0, // Skip to: 1289
6914
/* 406 */     MCD_OPC_CheckField, 21, 5, 0, 108, 3, 0, // Skip to: 1289
6915
/* 413 */     MCD_OPC_Decode, 191, 12, 251, 2, // Opcode: DSRA
6916
/* 418 */     MCD_OPC_FilterValue, 60, 17, 0, 0, // Skip to: 440
6917
/* 423 */     MCD_OPC_CheckPredicate, 91, 93, 3, 0, // Skip to: 1289
6918
/* 428 */     MCD_OPC_CheckField, 21, 5, 0, 86, 3, 0, // Skip to: 1289
6919
/* 435 */     MCD_OPC_Decode, 188, 12, 251, 2, // Opcode: DSLL32
6920
/* 440 */     MCD_OPC_FilterValue, 62, 33, 0, 0, // Skip to: 478
6921
/* 445 */     MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
6922
/* 448 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 463
6923
/* 453 */     MCD_OPC_CheckPredicate, 91, 63, 3, 0, // Skip to: 1289
6924
/* 458 */     MCD_OPC_Decode, 195, 12, 251, 2, // Opcode: DSRL32
6925
/* 463 */     MCD_OPC_FilterValue, 1, 53, 3, 0, // Skip to: 1289
6926
/* 468 */     MCD_OPC_CheckPredicate, 90, 48, 3, 0, // Skip to: 1289
6927
/* 473 */     MCD_OPC_Decode, 182, 12, 251, 2, // Opcode: DROTR32
6928
/* 478 */     MCD_OPC_FilterValue, 63, 38, 3, 0, // Skip to: 1289
6929
/* 483 */     MCD_OPC_CheckPredicate, 91, 33, 3, 0, // Skip to: 1289
6930
/* 488 */     MCD_OPC_CheckField, 21, 5, 0, 26, 3, 0, // Skip to: 1289
6931
/* 495 */     MCD_OPC_Decode, 192, 12, 251, 2, // Opcode: DSRA32
6932
/* 500 */     MCD_OPC_FilterValue, 16, 85, 0, 0, // Skip to: 590
6933
/* 505 */     MCD_OPC_ExtractField, 3, 8,  // Inst{10-3} ...
6934
/* 508 */     MCD_OPC_FilterValue, 0, 33, 0, 0, // Skip to: 546
6935
/* 513 */     MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
6936
/* 516 */     MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 531
6937
/* 521 */     MCD_OPC_CheckPredicate, 93, 251, 2, 0, // Skip to: 1289
6938
/* 526 */     MCD_OPC_Decode, 237, 11, 252, 2, // Opcode: DMFC0
6939
/* 531 */     MCD_OPC_FilterValue, 5, 241, 2, 0, // Skip to: 1289
6940
/* 536 */     MCD_OPC_CheckPredicate, 93, 236, 2, 0, // Skip to: 1289
6941
/* 541 */     MCD_OPC_Decode, 245, 11, 253, 2, // Opcode: DMTC0
6942
/* 546 */     MCD_OPC_FilterValue, 32, 17, 0, 0, // Skip to: 568
6943
/* 551 */     MCD_OPC_CheckPredicate, 94, 221, 2, 0, // Skip to: 1289
6944
/* 556 */     MCD_OPC_CheckField, 21, 5, 3, 214, 2, 0, // Skip to: 1289
6945
/* 563 */     MCD_OPC_Decode, 241, 11, 252, 2, // Opcode: DMFGC0
6946
/* 568 */     MCD_OPC_FilterValue, 96, 204, 2, 0, // Skip to: 1289
6947
/* 573 */     MCD_OPC_CheckPredicate, 94, 199, 2, 0, // Skip to: 1289
6948
/* 578 */     MCD_OPC_CheckField, 21, 5, 3, 192, 2, 0, // Skip to: 1289
6949
/* 585 */     MCD_OPC_Decode, 249, 11, 253, 2, // Opcode: DMTGC0
6950
/* 590 */     MCD_OPC_FilterValue, 18, 47, 0, 0, // Skip to: 642
6951
/* 595 */     MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
6952
/* 598 */     MCD_OPC_FilterValue, 1, 17, 0, 0, // Skip to: 620
6953
/* 603 */     MCD_OPC_CheckPredicate, 93, 169, 2, 0, // Skip to: 1289
6954
/* 608 */     MCD_OPC_CheckField, 3, 8, 0, 162, 2, 0, // Skip to: 1289
6955
/* 615 */     MCD_OPC_Decode, 239, 11, 254, 2, // Opcode: DMFC2
6956
/* 620 */     MCD_OPC_FilterValue, 5, 152, 2, 0, // Skip to: 1289
6957
/* 625 */     MCD_OPC_CheckPredicate, 93, 147, 2, 0, // Skip to: 1289
6958
/* 630 */     MCD_OPC_CheckField, 3, 8, 0, 140, 2, 0, // Skip to: 1289
6959
/* 637 */     MCD_OPC_Decode, 247, 11, 255, 2, // Opcode: DMTC2
6960
/* 642 */     MCD_OPC_FilterValue, 21, 3, 1, 0, // Skip to: 906
6961
/* 647 */     MCD_OPC_ExtractField, 0, 13,  // Inst{12-0} ...
6962
/* 650 */     MCD_OPC_FilterValue, 188, 8, 10, 0, 0, // Skip to: 666
6963
/* 656 */     MCD_OPC_CheckPredicate, 15, 116, 2, 0, // Skip to: 1289
6964
/* 661 */     MCD_OPC_Decode, 229, 10, 128, 3, // Opcode: C_F_D64_MM
6965
/* 666 */     MCD_OPC_FilterValue, 252, 8, 10, 0, 0, // Skip to: 682
6966
/* 672 */     MCD_OPC_CheckPredicate, 15, 100, 2, 0, // Skip to: 1289
6967
/* 677 */     MCD_OPC_Decode, 185, 11, 128, 3, // Opcode: C_UN_D64_MM
6968
/* 682 */     MCD_OPC_FilterValue, 188, 9, 10, 0, 0, // Skip to: 698
6969
/* 688 */     MCD_OPC_CheckPredicate, 15, 84, 2, 0, // Skip to: 1289
6970
/* 693 */     MCD_OPC_Decode, 223, 10, 128, 3, // Opcode: C_EQ_D64_MM
6971
/* 698 */     MCD_OPC_FilterValue, 252, 9, 10, 0, 0, // Skip to: 714
6972
/* 704 */     MCD_OPC_CheckPredicate, 15, 68, 2, 0, // Skip to: 1289
6973
/* 709 */     MCD_OPC_Decode, 167, 11, 128, 3, // Opcode: C_UEQ_D64_MM
6974
/* 714 */     MCD_OPC_FilterValue, 188, 10, 10, 0, 0, // Skip to: 730
6975
/* 720 */     MCD_OPC_CheckPredicate, 15, 52, 2, 0, // Skip to: 1289
6976
/* 725 */     MCD_OPC_Decode, 149, 11, 128, 3, // Opcode: C_OLT_D64_MM
6977
/* 730 */     MCD_OPC_FilterValue, 252, 10, 10, 0, 0, // Skip to: 746
6978
/* 736 */     MCD_OPC_CheckPredicate, 15, 36, 2, 0, // Skip to: 1289
6979
/* 741 */     MCD_OPC_Decode, 179, 11, 128, 3, // Opcode: C_ULT_D64_MM
6980
/* 746 */     MCD_OPC_FilterValue, 188, 11, 10, 0, 0, // Skip to: 762
6981
/* 752 */     MCD_OPC_CheckPredicate, 15, 20, 2, 0, // Skip to: 1289
6982
/* 757 */     MCD_OPC_Decode, 143, 11, 128, 3, // Opcode: C_OLE_D64_MM
6983
/* 762 */     MCD_OPC_FilterValue, 252, 11, 10, 0, 0, // Skip to: 778
6984
/* 768 */     MCD_OPC_CheckPredicate, 15, 4, 2, 0, // Skip to: 1289
6985
/* 773 */     MCD_OPC_Decode, 173, 11, 128, 3, // Opcode: C_ULE_D64_MM
6986
/* 778 */     MCD_OPC_FilterValue, 188, 12, 10, 0, 0, // Skip to: 794
6987
/* 784 */     MCD_OPC_CheckPredicate, 15, 244, 1, 0, // Skip to: 1289
6988
/* 789 */     MCD_OPC_Decode, 161, 11, 128, 3, // Opcode: C_SF_D64_MM
6989
/* 794 */     MCD_OPC_FilterValue, 252, 12, 10, 0, 0, // Skip to: 810
6990
/* 800 */     MCD_OPC_CheckPredicate, 15, 228, 1, 0, // Skip to: 1289
6991
/* 805 */     MCD_OPC_Decode, 253, 10, 128, 3, // Opcode: C_NGLE_D64_MM
6992
/* 810 */     MCD_OPC_FilterValue, 188, 13, 10, 0, 0, // Skip to: 826
6993
/* 816 */     MCD_OPC_CheckPredicate, 15, 212, 1, 0, // Skip to: 1289
6994
/* 821 */     MCD_OPC_Decode, 155, 11, 128, 3, // Opcode: C_SEQ_D64_MM
6995
/* 826 */     MCD_OPC_FilterValue, 252, 13, 10, 0, 0, // Skip to: 842
6996
/* 832 */     MCD_OPC_CheckPredicate, 15, 196, 1, 0, // Skip to: 1289
6997
/* 837 */     MCD_OPC_Decode, 131, 11, 128, 3, // Opcode: C_NGL_D64_MM
6998
/* 842 */     MCD_OPC_FilterValue, 188, 14, 10, 0, 0, // Skip to: 858
6999
/* 848 */     MCD_OPC_CheckPredicate, 15, 180, 1, 0, // Skip to: 1289
7000
/* 853 */     MCD_OPC_Decode, 241, 10, 128, 3, // Opcode: C_LT_D64_MM
7001
/* 858 */     MCD_OPC_FilterValue, 252, 14, 10, 0, 0, // Skip to: 874
7002
/* 864 */     MCD_OPC_CheckPredicate, 15, 164, 1, 0, // Skip to: 1289
7003
/* 869 */     MCD_OPC_Decode, 247, 10, 128, 3, // Opcode: C_NGE_D64_MM
7004
/* 874 */     MCD_OPC_FilterValue, 188, 15, 10, 0, 0, // Skip to: 890
7005
/* 880 */     MCD_OPC_CheckPredicate, 15, 148, 1, 0, // Skip to: 1289
7006
/* 885 */     MCD_OPC_Decode, 235, 10, 128, 3, // Opcode: C_LE_D64_MM
7007
/* 890 */     MCD_OPC_FilterValue, 252, 15, 137, 1, 0, // Skip to: 1289
7008
/* 896 */     MCD_OPC_CheckPredicate, 15, 132, 1, 0, // Skip to: 1289
7009
/* 901 */     MCD_OPC_Decode, 137, 11, 128, 3, // Opcode: C_NGT_D64_MM
7010
/* 906 */     MCD_OPC_FilterValue, 24, 10, 0, 0, // Skip to: 921
7011
/* 911 */     MCD_OPC_CheckPredicate, 95, 117, 1, 0, // Skip to: 1289
7012
/* 916 */     MCD_OPC_Decode, 192, 11, 129, 3, // Opcode: DADDi
7013
/* 921 */     MCD_OPC_FilterValue, 25, 10, 0, 0, // Skip to: 936
7014
/* 926 */     MCD_OPC_CheckPredicate, 91, 102, 1, 0, // Skip to: 1289
7015
/* 931 */     MCD_OPC_Decode, 193, 11, 129, 3, // Opcode: DADDiu
7016
/* 936 */     MCD_OPC_FilterValue, 26, 10, 0, 0, // Skip to: 951
7017
/* 941 */     MCD_OPC_CheckPredicate, 95, 87, 1, 0, // Skip to: 1289
7018
/* 946 */     MCD_OPC_Decode, 193, 15, 141, 1, // Opcode: LDL
7019
/* 951 */     MCD_OPC_FilterValue, 27, 10, 0, 0, // Skip to: 966
7020
/* 956 */     MCD_OPC_CheckPredicate, 95, 72, 1, 0, // Skip to: 1289
7021
/* 961 */     MCD_OPC_Decode, 195, 15, 141, 1, // Opcode: LDR
7022
/* 966 */     MCD_OPC_FilterValue, 28, 33, 0, 0, // Skip to: 1004
7023
/* 971 */     MCD_OPC_ExtractField, 0, 11,  // Inst{10-0} ...
7024
/* 974 */     MCD_OPC_FilterValue, 36, 10, 0, 0, // Skip to: 989
7025
/* 979 */     MCD_OPC_CheckPredicate, 96, 49, 1, 0, // Skip to: 1289
7026
/* 984 */     MCD_OPC_Decode, 202, 11, 130, 3, // Opcode: DCLZ
7027
/* 989 */     MCD_OPC_FilterValue, 37, 39, 1, 0, // Skip to: 1289
7028
/* 994 */     MCD_OPC_CheckPredicate, 96, 34, 1, 0, // Skip to: 1289
7029
/* 999 */     MCD_OPC_Decode, 200, 11, 130, 3, // Opcode: DCLO
7030
/* 1004 */    MCD_OPC_FilterValue, 31, 145, 0, 0, // Skip to: 1154
7031
/* 1009 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
7032
/* 1012 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 1027
7033
/* 1017 */    MCD_OPC_CheckPredicate, 90, 11, 1, 0, // Skip to: 1289
7034
/* 1022 */    MCD_OPC_Decode, 212, 11, 131, 3, // Opcode: DEXTM
7035
/* 1027 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 1042
7036
/* 1032 */    MCD_OPC_CheckPredicate, 90, 252, 0, 0, // Skip to: 1289
7037
/* 1037 */    MCD_OPC_Decode, 213, 11, 131, 3, // Opcode: DEXTU
7038
/* 1042 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 1057
7039
/* 1047 */    MCD_OPC_CheckPredicate, 90, 237, 0, 0, // Skip to: 1289
7040
/* 1052 */    MCD_OPC_Decode, 210, 11, 131, 3, // Opcode: DEXT
7041
/* 1057 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 1072
7042
/* 1062 */    MCD_OPC_CheckPredicate, 90, 222, 0, 0, // Skip to: 1289
7043
/* 1067 */    MCD_OPC_Decode, 216, 11, 132, 3, // Opcode: DINSM
7044
/* 1072 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 1087
7045
/* 1077 */    MCD_OPC_CheckPredicate, 90, 207, 0, 0, // Skip to: 1289
7046
/* 1082 */    MCD_OPC_Decode, 217, 11, 132, 3, // Opcode: DINSU
7047
/* 1087 */    MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 1102
7048
/* 1092 */    MCD_OPC_CheckPredicate, 90, 192, 0, 0, // Skip to: 1289
7049
/* 1097 */    MCD_OPC_Decode, 215, 11, 132, 3, // Opcode: DINS
7050
/* 1102 */    MCD_OPC_FilterValue, 36, 182, 0, 0, // Skip to: 1289
7051
/* 1107 */    MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
7052
/* 1110 */    MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 1132
7053
/* 1115 */    MCD_OPC_CheckPredicate, 90, 169, 0, 0, // Skip to: 1289
7054
/* 1120 */    MCD_OPC_CheckField, 21, 5, 0, 162, 0, 0, // Skip to: 1289
7055
/* 1127 */    MCD_OPC_Decode, 184, 12, 241, 2, // Opcode: DSBH
7056
/* 1132 */    MCD_OPC_FilterValue, 5, 152, 0, 0, // Skip to: 1289
7057
/* 1137 */    MCD_OPC_CheckPredicate, 90, 147, 0, 0, // Skip to: 1289
7058
/* 1142 */    MCD_OPC_CheckField, 21, 5, 0, 140, 0, 0, // Skip to: 1289
7059
/* 1149 */    MCD_OPC_Decode, 186, 12, 241, 2, // Opcode: DSHD
7060
/* 1154 */    MCD_OPC_FilterValue, 39, 10, 0, 0, // Skip to: 1169
7061
/* 1159 */    MCD_OPC_CheckPredicate, 91, 125, 0, 0, // Skip to: 1289
7062
/* 1164 */    MCD_OPC_Decode, 183, 16, 141, 1, // Opcode: LWu
7063
/* 1169 */    MCD_OPC_FilterValue, 44, 10, 0, 0, // Skip to: 1184
7064
/* 1174 */    MCD_OPC_CheckPredicate, 95, 110, 0, 0, // Skip to: 1289
7065
/* 1179 */    MCD_OPC_Decode, 238, 20, 141, 1, // Opcode: SDL
7066
/* 1184 */    MCD_OPC_FilterValue, 45, 10, 0, 0, // Skip to: 1199
7067
/* 1189 */    MCD_OPC_CheckPredicate, 95, 95, 0, 0, // Skip to: 1289
7068
/* 1194 */    MCD_OPC_Decode, 239, 20, 141, 1, // Opcode: SDR
7069
/* 1199 */    MCD_OPC_FilterValue, 46, 10, 0, 0, // Skip to: 1214
7070
/* 1204 */    MCD_OPC_CheckPredicate, 20, 80, 0, 0, // Skip to: 1289
7071
/* 1209 */    MCD_OPC_Decode, 231, 20, 139, 1, // Opcode: SDC1_MM_D64
7072
/* 1214 */    MCD_OPC_FilterValue, 47, 10, 0, 0, // Skip to: 1229
7073
/* 1219 */    MCD_OPC_CheckPredicate, 20, 65, 0, 0, // Skip to: 1289
7074
/* 1224 */    MCD_OPC_Decode, 184, 15, 139, 1, // Opcode: LDC1_MM_D64
7075
/* 1229 */    MCD_OPC_FilterValue, 52, 10, 0, 0, // Skip to: 1244
7076
/* 1234 */    MCD_OPC_CheckPredicate, 92, 50, 0, 0, // Skip to: 1289
7077
/* 1239 */    MCD_OPC_Decode, 238, 15, 141, 1, // Opcode: LLD
7078
/* 1244 */    MCD_OPC_FilterValue, 55, 10, 0, 0, // Skip to: 1259
7079
/* 1249 */    MCD_OPC_CheckPredicate, 91, 35, 0, 0, // Skip to: 1289
7080
/* 1254 */    MCD_OPC_Decode, 179, 15, 141, 1, // Opcode: LD
7081
/* 1259 */    MCD_OPC_FilterValue, 60, 10, 0, 0, // Skip to: 1274
7082
/* 1264 */    MCD_OPC_CheckPredicate, 95, 20, 0, 0, // Skip to: 1289
7083
/* 1269 */    MCD_OPC_Decode, 209, 20, 141, 1, // Opcode: SCD
7084
/* 1274 */    MCD_OPC_FilterValue, 63, 10, 0, 0, // Skip to: 1289
7085
/* 1279 */    MCD_OPC_CheckPredicate, 91, 5, 0, 0, // Skip to: 1289
7086
/* 1284 */    MCD_OPC_Decode, 218, 20, 141, 1, // Opcode: SD
7087
/* 1289 */    MCD_OPC_Fail,
7088
  0
7089
};
7090
7091
static const uint8_t DecoderTableMipsDSP32[] = {
7092
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
7093
/* 3 */       MCD_OPC_FilterValue, 35, 10, 0, 0, // Skip to: 18
7094
/* 8 */       MCD_OPC_CheckPredicate, 97, 20, 0, 0, // Skip to: 33
7095
/* 13 */      MCD_OPC_Decode, 142, 16, 141, 1, // Opcode: LWDSP
7096
/* 18 */      MCD_OPC_FilterValue, 43, 10, 0, 0, // Skip to: 33
7097
/* 23 */      MCD_OPC_CheckPredicate, 97, 5, 0, 0, // Skip to: 33
7098
/* 28 */      MCD_OPC_Decode, 140, 23, 141, 1, // Opcode: SWDSP
7099
/* 33 */      MCD_OPC_Fail,
7100
  0
7101
};
7102
7103
static const uint8_t DecoderTableMipsFP6432[] = {
7104
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
7105
/* 3 */       MCD_OPC_FilterValue, 17, 249, 5, 0, // Skip to: 1537
7106
/* 8 */       MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
7107
/* 11 */      MCD_OPC_FilterValue, 0, 121, 0, 0, // Skip to: 137
7108
/* 16 */      MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
7109
/* 19 */      MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 41
7110
/* 24 */      MCD_OPC_CheckPredicate, 98, 158, 6, 0, // Skip to: 1723
7111
/* 29 */      MCD_OPC_CheckField, 6, 5, 0, 151, 6, 0, // Skip to: 1723
7112
/* 36 */      MCD_OPC_Decode, 133, 17, 133, 3, // Opcode: MFC1_D64
7113
/* 41 */      MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 63
7114
/* 46 */      MCD_OPC_CheckPredicate, 99, 136, 6, 0, // Skip to: 1723
7115
/* 51 */      MCD_OPC_CheckField, 6, 5, 0, 129, 6, 0, // Skip to: 1723
7116
/* 58 */      MCD_OPC_Decode, 145, 17, 133, 3, // Opcode: MFHC1_D64
7117
/* 63 */      MCD_OPC_FilterValue, 4, 17, 0, 0, // Skip to: 85
7118
/* 68 */      MCD_OPC_CheckPredicate, 98, 114, 6, 0, // Skip to: 1723
7119
/* 73 */      MCD_OPC_CheckField, 6, 5, 0, 107, 6, 0, // Skip to: 1723
7120
/* 80 */      MCD_OPC_Decode, 161, 18, 134, 3, // Opcode: MTC1_D64
7121
/* 85 */      MCD_OPC_FilterValue, 7, 17, 0, 0, // Skip to: 107
7122
/* 90 */      MCD_OPC_CheckPredicate, 99, 92, 6, 0, // Skip to: 1723
7123
/* 95 */      MCD_OPC_CheckField, 6, 5, 0, 85, 6, 0, // Skip to: 1723
7124
/* 102 */     MCD_OPC_Decode, 174, 18, 135, 3, // Opcode: MTHC1_D64
7125
/* 107 */     MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 122
7126
/* 112 */     MCD_OPC_CheckPredicate, 98, 70, 6, 0, // Skip to: 1723
7127
/* 117 */     MCD_OPC_Decode, 139, 13, 230, 2, // Opcode: FADD_D64
7128
/* 122 */     MCD_OPC_FilterValue, 22, 60, 6, 0, // Skip to: 1723
7129
/* 127 */     MCD_OPC_CheckPredicate, 100, 55, 6, 0, // Skip to: 1723
7130
/* 132 */     MCD_OPC_Decode, 141, 13, 230, 2, // Opcode: FADD_PS64
7131
/* 137 */     MCD_OPC_FilterValue, 1, 33, 0, 0, // Skip to: 175
7132
/* 142 */     MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
7133
/* 145 */     MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 160
7134
/* 150 */     MCD_OPC_CheckPredicate, 98, 32, 6, 0, // Skip to: 1723
7135
/* 155 */     MCD_OPC_Decode, 157, 14, 230, 2, // Opcode: FSUB_D64
7136
/* 160 */     MCD_OPC_FilterValue, 22, 22, 6, 0, // Skip to: 1723
7137
/* 165 */     MCD_OPC_CheckPredicate, 100, 17, 6, 0, // Skip to: 1723
7138
/* 170 */     MCD_OPC_Decode, 159, 14, 230, 2, // Opcode: FSUB_PS64
7139
/* 175 */     MCD_OPC_FilterValue, 2, 33, 0, 0, // Skip to: 213
7140
/* 180 */     MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
7141
/* 183 */     MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 198
7142
/* 188 */     MCD_OPC_CheckPredicate, 98, 250, 5, 0, // Skip to: 1723
7143
/* 193 */     MCD_OPC_Decode, 240, 13, 230, 2, // Opcode: FMUL_D64
7144
/* 198 */     MCD_OPC_FilterValue, 22, 240, 5, 0, // Skip to: 1723
7145
/* 203 */     MCD_OPC_CheckPredicate, 100, 235, 5, 0, // Skip to: 1723
7146
/* 208 */     MCD_OPC_Decode, 242, 13, 230, 2, // Opcode: FMUL_PS64
7147
/* 213 */     MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 235
7148
/* 218 */     MCD_OPC_CheckPredicate, 98, 220, 5, 0, // Skip to: 1723
7149
/* 223 */     MCD_OPC_CheckField, 21, 5, 17, 213, 5, 0, // Skip to: 1723
7150
/* 230 */     MCD_OPC_Decode, 178, 13, 230, 2, // Opcode: FDIV_D64
7151
/* 235 */     MCD_OPC_FilterValue, 4, 18, 0, 0, // Skip to: 258
7152
/* 240 */     MCD_OPC_CheckPredicate, 101, 198, 5, 0, // Skip to: 1723
7153
/* 245 */     MCD_OPC_CheckField, 16, 10, 160, 4, 190, 5, 0, // Skip to: 1723
7154
/* 253 */     MCD_OPC_Decode, 149, 14, 230, 1, // Opcode: FSQRT_D64
7155
/* 258 */     MCD_OPC_FilterValue, 5, 18, 0, 0, // Skip to: 281
7156
/* 263 */     MCD_OPC_CheckPredicate, 98, 175, 5, 0, // Skip to: 1723
7157
/* 268 */     MCD_OPC_CheckField, 16, 10, 160, 4, 167, 5, 0, // Skip to: 1723
7158
/* 276 */     MCD_OPC_Decode, 132, 13, 230, 1, // Opcode: FABS_D64
7159
/* 281 */     MCD_OPC_FilterValue, 6, 18, 0, 0, // Skip to: 304
7160
/* 286 */     MCD_OPC_CheckPredicate, 98, 152, 5, 0, // Skip to: 1723
7161
/* 291 */     MCD_OPC_CheckField, 16, 10, 160, 4, 144, 5, 0, // Skip to: 1723
7162
/* 299 */     MCD_OPC_Decode, 229, 13, 230, 1, // Opcode: FMOV_D64
7163
/* 304 */     MCD_OPC_FilterValue, 7, 18, 0, 0, // Skip to: 327
7164
/* 309 */     MCD_OPC_CheckPredicate, 98, 129, 5, 0, // Skip to: 1723
7165
/* 314 */     MCD_OPC_CheckField, 16, 10, 160, 4, 121, 5, 0, // Skip to: 1723
7166
/* 322 */     MCD_OPC_Decode, 249, 13, 230, 1, // Opcode: FNEG_D64
7167
/* 327 */     MCD_OPC_FilterValue, 8, 35, 0, 0, // Skip to: 367
7168
/* 332 */     MCD_OPC_ExtractField, 16, 10,  // Inst{25-16} ...
7169
/* 335 */     MCD_OPC_FilterValue, 128, 4, 10, 0, 0, // Skip to: 351
7170
/* 341 */     MCD_OPC_CheckPredicate, 101, 97, 5, 0, // Skip to: 1723
7171
/* 346 */     MCD_OPC_Decode, 164, 20, 223, 1, // Opcode: ROUND_L_S
7172
/* 351 */     MCD_OPC_FilterValue, 160, 4, 86, 5, 0, // Skip to: 1723
7173
/* 357 */     MCD_OPC_CheckPredicate, 102, 81, 5, 0, // Skip to: 1723
7174
/* 362 */     MCD_OPC_Decode, 162, 20, 230, 1, // Opcode: ROUND_L_D64
7175
/* 367 */     MCD_OPC_FilterValue, 9, 35, 0, 0, // Skip to: 407
7176
/* 372 */     MCD_OPC_ExtractField, 16, 10,  // Inst{25-16} ...
7177
/* 375 */     MCD_OPC_FilterValue, 128, 4, 10, 0, 0, // Skip to: 391
7178
/* 381 */     MCD_OPC_CheckPredicate, 101, 57, 5, 0, // Skip to: 1723
7179
/* 386 */     MCD_OPC_Decode, 136, 24, 223, 1, // Opcode: TRUNC_L_S
7180
/* 391 */     MCD_OPC_FilterValue, 160, 4, 46, 5, 0, // Skip to: 1723
7181
/* 397 */     MCD_OPC_CheckPredicate, 102, 41, 5, 0, // Skip to: 1723
7182
/* 402 */     MCD_OPC_Decode, 134, 24, 230, 1, // Opcode: TRUNC_L_D64
7183
/* 407 */     MCD_OPC_FilterValue, 10, 35, 0, 0, // Skip to: 447
7184
/* 412 */     MCD_OPC_ExtractField, 16, 10,  // Inst{25-16} ...
7185
/* 415 */     MCD_OPC_FilterValue, 128, 4, 10, 0, 0, // Skip to: 431
7186
/* 421 */     MCD_OPC_CheckPredicate, 101, 17, 5, 0, // Skip to: 1723
7187
/* 426 */     MCD_OPC_Decode, 255, 8, 223, 1, // Opcode: CEIL_L_S
7188
/* 431 */     MCD_OPC_FilterValue, 160, 4, 6, 5, 0, // Skip to: 1723
7189
/* 437 */     MCD_OPC_CheckPredicate, 102, 1, 5, 0, // Skip to: 1723
7190
/* 442 */     MCD_OPC_Decode, 253, 8, 230, 1, // Opcode: CEIL_L_D64
7191
/* 447 */     MCD_OPC_FilterValue, 11, 35, 0, 0, // Skip to: 487
7192
/* 452 */     MCD_OPC_ExtractField, 16, 10,  // Inst{25-16} ...
7193
/* 455 */     MCD_OPC_FilterValue, 128, 4, 10, 0, 0, // Skip to: 471
7194
/* 461 */     MCD_OPC_CheckPredicate, 101, 233, 4, 0, // Skip to: 1723
7195
/* 466 */     MCD_OPC_Decode, 208, 13, 223, 1, // Opcode: FLOOR_L_S
7196
/* 471 */     MCD_OPC_FilterValue, 160, 4, 222, 4, 0, // Skip to: 1723
7197
/* 477 */     MCD_OPC_CheckPredicate, 102, 217, 4, 0, // Skip to: 1723
7198
/* 482 */     MCD_OPC_Decode, 206, 13, 230, 1, // Opcode: FLOOR_L_D64
7199
/* 487 */     MCD_OPC_FilterValue, 12, 18, 0, 0, // Skip to: 510
7200
/* 492 */     MCD_OPC_CheckPredicate, 101, 202, 4, 0, // Skip to: 1723
7201
/* 497 */     MCD_OPC_CheckField, 16, 10, 160, 4, 194, 4, 0, // Skip to: 1723
7202
/* 505 */     MCD_OPC_Decode, 167, 20, 136, 3, // Opcode: ROUND_W_D64
7203
/* 510 */     MCD_OPC_FilterValue, 13, 18, 0, 0, // Skip to: 533
7204
/* 515 */     MCD_OPC_CheckPredicate, 101, 179, 4, 0, // Skip to: 1723
7205
/* 520 */     MCD_OPC_CheckField, 16, 10, 160, 4, 171, 4, 0, // Skip to: 1723
7206
/* 528 */     MCD_OPC_Decode, 139, 24, 136, 3, // Opcode: TRUNC_W_D64
7207
/* 533 */     MCD_OPC_FilterValue, 14, 18, 0, 0, // Skip to: 556
7208
/* 538 */     MCD_OPC_CheckPredicate, 101, 156, 4, 0, // Skip to: 1723
7209
/* 543 */     MCD_OPC_CheckField, 16, 10, 160, 4, 148, 4, 0, // Skip to: 1723
7210
/* 551 */     MCD_OPC_Decode, 130, 9, 136, 3, // Opcode: CEIL_W_D64
7211
/* 556 */     MCD_OPC_FilterValue, 15, 18, 0, 0, // Skip to: 579
7212
/* 561 */     MCD_OPC_CheckPredicate, 101, 133, 4, 0, // Skip to: 1723
7213
/* 566 */     MCD_OPC_CheckField, 16, 10, 160, 4, 125, 4, 0, // Skip to: 1723
7214
/* 574 */     MCD_OPC_Decode, 211, 13, 136, 3, // Opcode: FLOOR_W_D64
7215
/* 579 */     MCD_OPC_FilterValue, 17, 47, 0, 0, // Skip to: 631
7216
/* 584 */     MCD_OPC_ExtractField, 16, 2,  // Inst{17-16} ...
7217
/* 587 */     MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 609
7218
/* 592 */     MCD_OPC_CheckPredicate, 103, 102, 4, 0, // Skip to: 1723
7219
/* 597 */     MCD_OPC_CheckField, 21, 5, 17, 95, 4, 0, // Skip to: 1723
7220
/* 604 */     MCD_OPC_Decode, 219, 17, 137, 3, // Opcode: MOVF_D64
7221
/* 609 */     MCD_OPC_FilterValue, 1, 85, 4, 0, // Skip to: 1723
7222
/* 614 */     MCD_OPC_CheckPredicate, 103, 80, 4, 0, // Skip to: 1723
7223
/* 619 */     MCD_OPC_CheckField, 21, 5, 17, 73, 4, 0, // Skip to: 1723
7224
/* 626 */     MCD_OPC_Decode, 240, 17, 137, 3, // Opcode: MOVT_D64
7225
/* 631 */     MCD_OPC_FilterValue, 18, 17, 0, 0, // Skip to: 653
7226
/* 636 */     MCD_OPC_CheckPredicate, 103, 58, 4, 0, // Skip to: 1723
7227
/* 641 */     MCD_OPC_CheckField, 21, 5, 17, 51, 4, 0, // Skip to: 1723
7228
/* 648 */     MCD_OPC_Decode, 252, 17, 138, 3, // Opcode: MOVZ_I_D64
7229
/* 653 */     MCD_OPC_FilterValue, 19, 17, 0, 0, // Skip to: 675
7230
/* 658 */     MCD_OPC_CheckPredicate, 103, 36, 4, 0, // Skip to: 1723
7231
/* 663 */     MCD_OPC_CheckField, 21, 5, 17, 29, 4, 0, // Skip to: 1723
7232
/* 670 */     MCD_OPC_Decode, 231, 17, 138, 3, // Opcode: MOVN_I_D64
7233
/* 675 */     MCD_OPC_FilterValue, 21, 18, 0, 0, // Skip to: 698
7234
/* 680 */     MCD_OPC_CheckPredicate, 104, 14, 4, 0, // Skip to: 1723
7235
/* 685 */     MCD_OPC_CheckField, 16, 10, 160, 4, 6, 4, 0, // Skip to: 1723
7236
/* 693 */     MCD_OPC_Decode, 136, 20, 230, 1, // Opcode: RECIP_D64
7237
/* 698 */     MCD_OPC_FilterValue, 22, 18, 0, 0, // Skip to: 721
7238
/* 703 */     MCD_OPC_CheckPredicate, 104, 247, 3, 0, // Skip to: 1723
7239
/* 708 */     MCD_OPC_CheckField, 16, 10, 160, 4, 239, 3, 0, // Skip to: 1723
7240
/* 716 */     MCD_OPC_Decode, 175, 20, 230, 1, // Opcode: RSQRT_D64
7241
/* 721 */     MCD_OPC_FilterValue, 24, 17, 0, 0, // Skip to: 743
7242
/* 726 */     MCD_OPC_CheckPredicate, 105, 224, 3, 0, // Skip to: 1723
7243
/* 731 */     MCD_OPC_CheckField, 21, 5, 22, 217, 3, 0, // Skip to: 1723
7244
/* 738 */     MCD_OPC_Decode, 155, 6, 230, 2, // Opcode: ADDR_PS64
7245
/* 743 */     MCD_OPC_FilterValue, 26, 17, 0, 0, // Skip to: 765
7246
/* 748 */     MCD_OPC_CheckPredicate, 105, 202, 3, 0, // Skip to: 1723
7247
/* 753 */     MCD_OPC_CheckField, 21, 5, 22, 195, 3, 0, // Skip to: 1723
7248
/* 760 */     MCD_OPC_Decode, 223, 18, 230, 2, // Opcode: MULR_PS64
7249
/* 765 */     MCD_OPC_FilterValue, 32, 51, 0, 0, // Skip to: 821
7250
/* 770 */     MCD_OPC_ExtractField, 16, 10,  // Inst{25-16} ...
7251
/* 773 */     MCD_OPC_FilterValue, 160, 4, 10, 0, 0, // Skip to: 789
7252
/* 779 */     MCD_OPC_CheckPredicate, 98, 171, 3, 0, // Skip to: 1723
7253
/* 784 */     MCD_OPC_Decode, 204, 10, 136, 3, // Opcode: CVT_S_D64
7254
/* 789 */     MCD_OPC_FilterValue, 160, 5, 10, 0, 0, // Skip to: 805
7255
/* 795 */     MCD_OPC_CheckPredicate, 106, 155, 3, 0, // Skip to: 1723
7256
/* 800 */     MCD_OPC_Decode, 206, 10, 136, 3, // Opcode: CVT_S_L
7257
/* 805 */     MCD_OPC_FilterValue, 192, 5, 144, 3, 0, // Skip to: 1723
7258
/* 811 */     MCD_OPC_CheckPredicate, 100, 139, 3, 0, // Skip to: 1723
7259
/* 816 */     MCD_OPC_Decode, 209, 10, 136, 3, // Opcode: CVT_S_PU64
7260
/* 821 */     MCD_OPC_FilterValue, 33, 51, 0, 0, // Skip to: 877
7261
/* 826 */     MCD_OPC_ExtractField, 16, 10,  // Inst{25-16} ...
7262
/* 829 */     MCD_OPC_FilterValue, 128, 4, 10, 0, 0, // Skip to: 845
7263
/* 835 */     MCD_OPC_CheckPredicate, 98, 115, 3, 0, // Skip to: 1723
7264
/* 840 */     MCD_OPC_Decode, 188, 10, 223, 1, // Opcode: CVT_D64_S
7265
/* 845 */     MCD_OPC_FilterValue, 128, 5, 10, 0, 0, // Skip to: 861
7266
/* 851 */     MCD_OPC_CheckPredicate, 98, 99, 3, 0, // Skip to: 1723
7267
/* 856 */     MCD_OPC_Decode, 190, 10, 223, 1, // Opcode: CVT_D64_W
7268
/* 861 */     MCD_OPC_FilterValue, 160, 5, 88, 3, 0, // Skip to: 1723
7269
/* 867 */     MCD_OPC_CheckPredicate, 106, 83, 3, 0, // Skip to: 1723
7270
/* 872 */     MCD_OPC_Decode, 187, 10, 230, 1, // Opcode: CVT_D64_L
7271
/* 877 */     MCD_OPC_FilterValue, 36, 35, 0, 0, // Skip to: 917
7272
/* 882 */     MCD_OPC_ExtractField, 16, 10,  // Inst{25-16} ...
7273
/* 885 */     MCD_OPC_FilterValue, 160, 4, 10, 0, 0, // Skip to: 901
7274
/* 891 */     MCD_OPC_CheckPredicate, 98, 59, 3, 0, // Skip to: 1723
7275
/* 896 */     MCD_OPC_Decode, 215, 10, 136, 3, // Opcode: CVT_W_D64
7276
/* 901 */     MCD_OPC_FilterValue, 192, 5, 48, 3, 0, // Skip to: 1723
7277
/* 907 */     MCD_OPC_CheckPredicate, 105, 43, 3, 0, // Skip to: 1723
7278
/* 912 */     MCD_OPC_Decode, 201, 10, 230, 1, // Opcode: CVT_PW_PS64
7279
/* 917 */     MCD_OPC_FilterValue, 38, 40, 0, 0, // Skip to: 962
7280
/* 922 */     MCD_OPC_ExtractField, 21, 5,  // Inst{25-21} ...
7281
/* 925 */     MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 940
7282
/* 930 */     MCD_OPC_CheckPredicate, 100, 20, 3, 0, // Skip to: 1723
7283
/* 935 */     MCD_OPC_Decode, 200, 10, 139, 3, // Opcode: CVT_PS_S64
7284
/* 940 */     MCD_OPC_FilterValue, 20, 10, 3, 0, // Skip to: 1723
7285
/* 945 */     MCD_OPC_CheckPredicate, 105, 5, 3, 0, // Skip to: 1723
7286
/* 950 */     MCD_OPC_CheckField, 16, 5, 0, 254, 2, 0, // Skip to: 1723
7287
/* 957 */     MCD_OPC_Decode, 199, 10, 230, 1, // Opcode: CVT_PS_PW64
7288
/* 962 */     MCD_OPC_FilterValue, 40, 18, 0, 0, // Skip to: 985
7289
/* 967 */     MCD_OPC_CheckPredicate, 100, 239, 2, 0, // Skip to: 1723
7290
/* 972 */     MCD_OPC_CheckField, 16, 10, 192, 5, 231, 2, 0, // Skip to: 1723
7291
/* 980 */     MCD_OPC_Decode, 208, 10, 136, 3, // Opcode: CVT_S_PL64
7292
/* 985 */     MCD_OPC_FilterValue, 44, 17, 0, 0, // Skip to: 1007
7293
/* 990 */     MCD_OPC_CheckPredicate, 100, 216, 2, 0, // Skip to: 1723
7294
/* 995 */     MCD_OPC_CheckField, 21, 5, 22, 209, 2, 0, // Skip to: 1723
7295
/* 1002 */    MCD_OPC_Decode, 201, 19, 230, 2, // Opcode: PLL_PS64
7296
/* 1007 */    MCD_OPC_FilterValue, 45, 17, 0, 0, // Skip to: 1029
7297
/* 1012 */    MCD_OPC_CheckPredicate, 100, 194, 2, 0, // Skip to: 1723
7298
/* 1017 */    MCD_OPC_CheckField, 21, 5, 22, 187, 2, 0, // Skip to: 1723
7299
/* 1024 */    MCD_OPC_Decode, 202, 19, 230, 2, // Opcode: PLU_PS64
7300
/* 1029 */    MCD_OPC_FilterValue, 46, 17, 0, 0, // Skip to: 1051
7301
/* 1034 */    MCD_OPC_CheckPredicate, 100, 172, 2, 0, // Skip to: 1723
7302
/* 1039 */    MCD_OPC_CheckField, 21, 5, 22, 165, 2, 0, // Skip to: 1723
7303
/* 1046 */    MCD_OPC_Decode, 249, 19, 230, 2, // Opcode: PUL_PS64
7304
/* 1051 */    MCD_OPC_FilterValue, 47, 17, 0, 0, // Skip to: 1073
7305
/* 1056 */    MCD_OPC_CheckPredicate, 100, 150, 2, 0, // Skip to: 1723
7306
/* 1061 */    MCD_OPC_CheckField, 21, 5, 22, 143, 2, 0, // Skip to: 1723
7307
/* 1068 */    MCD_OPC_Decode, 250, 19, 230, 2, // Opcode: PUU_PS64
7308
/* 1073 */    MCD_OPC_FilterValue, 48, 24, 0, 0, // Skip to: 1102
7309
/* 1078 */    MCD_OPC_CheckPredicate, 107, 128, 2, 0, // Skip to: 1723
7310
/* 1083 */    MCD_OPC_CheckField, 21, 5, 17, 121, 2, 0, // Skip to: 1723
7311
/* 1090 */    MCD_OPC_CheckField, 6, 2, 0, 114, 2, 0, // Skip to: 1723
7312
/* 1097 */    MCD_OPC_Decode, 228, 10, 140, 3, // Opcode: C_F_D64
7313
/* 1102 */    MCD_OPC_FilterValue, 49, 24, 0, 0, // Skip to: 1131
7314
/* 1107 */    MCD_OPC_CheckPredicate, 107, 99, 2, 0, // Skip to: 1723
7315
/* 1112 */    MCD_OPC_CheckField, 21, 5, 17, 92, 2, 0, // Skip to: 1723
7316
/* 1119 */    MCD_OPC_CheckField, 6, 2, 0, 85, 2, 0, // Skip to: 1723
7317
/* 1126 */    MCD_OPC_Decode, 184, 11, 140, 3, // Opcode: C_UN_D64
7318
/* 1131 */    MCD_OPC_FilterValue, 50, 24, 0, 0, // Skip to: 1160
7319
/* 1136 */    MCD_OPC_CheckPredicate, 107, 70, 2, 0, // Skip to: 1723
7320
/* 1141 */    MCD_OPC_CheckField, 21, 5, 17, 63, 2, 0, // Skip to: 1723
7321
/* 1148 */    MCD_OPC_CheckField, 6, 2, 0, 56, 2, 0, // Skip to: 1723
7322
/* 1155 */    MCD_OPC_Decode, 222, 10, 140, 3, // Opcode: C_EQ_D64
7323
/* 1160 */    MCD_OPC_FilterValue, 51, 24, 0, 0, // Skip to: 1189
7324
/* 1165 */    MCD_OPC_CheckPredicate, 107, 41, 2, 0, // Skip to: 1723
7325
/* 1170 */    MCD_OPC_CheckField, 21, 5, 17, 34, 2, 0, // Skip to: 1723
7326
/* 1177 */    MCD_OPC_CheckField, 6, 2, 0, 27, 2, 0, // Skip to: 1723
7327
/* 1184 */    MCD_OPC_Decode, 166, 11, 140, 3, // Opcode: C_UEQ_D64
7328
/* 1189 */    MCD_OPC_FilterValue, 52, 24, 0, 0, // Skip to: 1218
7329
/* 1194 */    MCD_OPC_CheckPredicate, 107, 12, 2, 0, // Skip to: 1723
7330
/* 1199 */    MCD_OPC_CheckField, 21, 5, 17, 5, 2, 0, // Skip to: 1723
7331
/* 1206 */    MCD_OPC_CheckField, 6, 2, 0, 254, 1, 0, // Skip to: 1723
7332
/* 1213 */    MCD_OPC_Decode, 148, 11, 140, 3, // Opcode: C_OLT_D64
7333
/* 1218 */    MCD_OPC_FilterValue, 53, 24, 0, 0, // Skip to: 1247
7334
/* 1223 */    MCD_OPC_CheckPredicate, 107, 239, 1, 0, // Skip to: 1723
7335
/* 1228 */    MCD_OPC_CheckField, 21, 5, 17, 232, 1, 0, // Skip to: 1723
7336
/* 1235 */    MCD_OPC_CheckField, 6, 2, 0, 225, 1, 0, // Skip to: 1723
7337
/* 1242 */    MCD_OPC_Decode, 178, 11, 140, 3, // Opcode: C_ULT_D64
7338
/* 1247 */    MCD_OPC_FilterValue, 54, 24, 0, 0, // Skip to: 1276
7339
/* 1252 */    MCD_OPC_CheckPredicate, 107, 210, 1, 0, // Skip to: 1723
7340
/* 1257 */    MCD_OPC_CheckField, 21, 5, 17, 203, 1, 0, // Skip to: 1723
7341
/* 1264 */    MCD_OPC_CheckField, 6, 2, 0, 196, 1, 0, // Skip to: 1723
7342
/* 1271 */    MCD_OPC_Decode, 142, 11, 140, 3, // Opcode: C_OLE_D64
7343
/* 1276 */    MCD_OPC_FilterValue, 55, 24, 0, 0, // Skip to: 1305
7344
/* 1281 */    MCD_OPC_CheckPredicate, 107, 181, 1, 0, // Skip to: 1723
7345
/* 1286 */    MCD_OPC_CheckField, 21, 5, 17, 174, 1, 0, // Skip to: 1723
7346
/* 1293 */    MCD_OPC_CheckField, 6, 2, 0, 167, 1, 0, // Skip to: 1723
7347
/* 1300 */    MCD_OPC_Decode, 172, 11, 140, 3, // Opcode: C_ULE_D64
7348
/* 1305 */    MCD_OPC_FilterValue, 56, 24, 0, 0, // Skip to: 1334
7349
/* 1310 */    MCD_OPC_CheckPredicate, 107, 152, 1, 0, // Skip to: 1723
7350
/* 1315 */    MCD_OPC_CheckField, 21, 5, 17, 145, 1, 0, // Skip to: 1723
7351
/* 1322 */    MCD_OPC_CheckField, 6, 2, 0, 138, 1, 0, // Skip to: 1723
7352
/* 1329 */    MCD_OPC_Decode, 160, 11, 140, 3, // Opcode: C_SF_D64
7353
/* 1334 */    MCD_OPC_FilterValue, 57, 24, 0, 0, // Skip to: 1363
7354
/* 1339 */    MCD_OPC_CheckPredicate, 107, 123, 1, 0, // Skip to: 1723
7355
/* 1344 */    MCD_OPC_CheckField, 21, 5, 17, 116, 1, 0, // Skip to: 1723
7356
/* 1351 */    MCD_OPC_CheckField, 6, 2, 0, 109, 1, 0, // Skip to: 1723
7357
/* 1358 */    MCD_OPC_Decode, 252, 10, 140, 3, // Opcode: C_NGLE_D64
7358
/* 1363 */    MCD_OPC_FilterValue, 58, 24, 0, 0, // Skip to: 1392
7359
/* 1368 */    MCD_OPC_CheckPredicate, 107, 94, 1, 0, // Skip to: 1723
7360
/* 1373 */    MCD_OPC_CheckField, 21, 5, 17, 87, 1, 0, // Skip to: 1723
7361
/* 1380 */    MCD_OPC_CheckField, 6, 2, 0, 80, 1, 0, // Skip to: 1723
7362
/* 1387 */    MCD_OPC_Decode, 154, 11, 140, 3, // Opcode: C_SEQ_D64
7363
/* 1392 */    MCD_OPC_FilterValue, 59, 24, 0, 0, // Skip to: 1421
7364
/* 1397 */    MCD_OPC_CheckPredicate, 107, 65, 1, 0, // Skip to: 1723
7365
/* 1402 */    MCD_OPC_CheckField, 21, 5, 17, 58, 1, 0, // Skip to: 1723
7366
/* 1409 */    MCD_OPC_CheckField, 6, 2, 0, 51, 1, 0, // Skip to: 1723
7367
/* 1416 */    MCD_OPC_Decode, 130, 11, 140, 3, // Opcode: C_NGL_D64
7368
/* 1421 */    MCD_OPC_FilterValue, 60, 24, 0, 0, // Skip to: 1450
7369
/* 1426 */    MCD_OPC_CheckPredicate, 107, 36, 1, 0, // Skip to: 1723
7370
/* 1431 */    MCD_OPC_CheckField, 21, 5, 17, 29, 1, 0, // Skip to: 1723
7371
/* 1438 */    MCD_OPC_CheckField, 6, 2, 0, 22, 1, 0, // Skip to: 1723
7372
/* 1445 */    MCD_OPC_Decode, 240, 10, 140, 3, // Opcode: C_LT_D64
7373
/* 1450 */    MCD_OPC_FilterValue, 61, 24, 0, 0, // Skip to: 1479
7374
/* 1455 */    MCD_OPC_CheckPredicate, 107, 7, 1, 0, // Skip to: 1723
7375
/* 1460 */    MCD_OPC_CheckField, 21, 5, 17, 0, 1, 0, // Skip to: 1723
7376
/* 1467 */    MCD_OPC_CheckField, 6, 2, 0, 249, 0, 0, // Skip to: 1723
7377
/* 1474 */    MCD_OPC_Decode, 246, 10, 140, 3, // Opcode: C_NGE_D64
7378
/* 1479 */    MCD_OPC_FilterValue, 62, 24, 0, 0, // Skip to: 1508
7379
/* 1484 */    MCD_OPC_CheckPredicate, 107, 234, 0, 0, // Skip to: 1723
7380
/* 1489 */    MCD_OPC_CheckField, 21, 5, 17, 227, 0, 0, // Skip to: 1723
7381
/* 1496 */    MCD_OPC_CheckField, 6, 2, 0, 220, 0, 0, // Skip to: 1723
7382
/* 1503 */    MCD_OPC_Decode, 234, 10, 140, 3, // Opcode: C_LE_D64
7383
/* 1508 */    MCD_OPC_FilterValue, 63, 210, 0, 0, // Skip to: 1723
7384
/* 1513 */    MCD_OPC_CheckPredicate, 107, 205, 0, 0, // Skip to: 1723
7385
/* 1518 */    MCD_OPC_CheckField, 21, 5, 17, 198, 0, 0, // Skip to: 1723
7386
/* 1525 */    MCD_OPC_CheckField, 6, 2, 0, 191, 0, 0, // Skip to: 1723
7387
/* 1532 */    MCD_OPC_Decode, 136, 11, 140, 3, // Opcode: C_NGT_D64
7388
/* 1537 */    MCD_OPC_FilterValue, 19, 151, 0, 0, // Skip to: 1693
7389
/* 1542 */    MCD_OPC_ExtractField, 0, 6,  // Inst{5-0} ...
7390
/* 1545 */    MCD_OPC_FilterValue, 1, 17, 0, 0, // Skip to: 1567
7391
/* 1550 */    MCD_OPC_CheckPredicate, 108, 168, 0, 0, // Skip to: 1723
7392
/* 1555 */    MCD_OPC_CheckField, 11, 5, 0, 161, 0, 0, // Skip to: 1723
7393
/* 1562 */    MCD_OPC_Decode, 197, 15, 141, 3, // Opcode: LDXC164
7394
/* 1567 */    MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 1589
7395
/* 1572 */    MCD_OPC_CheckPredicate, 109, 146, 0, 0, // Skip to: 1723
7396
/* 1577 */    MCD_OPC_CheckField, 11, 5, 0, 139, 0, 0, // Skip to: 1723
7397
/* 1584 */    MCD_OPC_Decode, 254, 15, 141, 3, // Opcode: LUXC164
7398
/* 1589 */    MCD_OPC_FilterValue, 9, 17, 0, 0, // Skip to: 1611
7399
/* 1594 */    MCD_OPC_CheckPredicate, 108, 124, 0, 0, // Skip to: 1723
7400
/* 1599 */    MCD_OPC_CheckField, 6, 5, 0, 117, 0, 0, // Skip to: 1723
7401
/* 1606 */    MCD_OPC_Decode, 241, 20, 142, 3, // Opcode: SDXC164
7402
/* 1611 */    MCD_OPC_FilterValue, 13, 17, 0, 0, // Skip to: 1633
7403
/* 1616 */    MCD_OPC_CheckPredicate, 109, 102, 0, 0, // Skip to: 1723
7404
/* 1621 */    MCD_OPC_CheckField, 6, 5, 0, 95, 0, 0, // Skip to: 1723
7405
/* 1628 */    MCD_OPC_Decode, 254, 22, 142, 3, // Opcode: SUXC164
7406
/* 1633 */    MCD_OPC_FilterValue, 33, 10, 0, 0, // Skip to: 1648
7407
/* 1638 */    MCD_OPC_CheckPredicate, 110, 80, 0, 0, // Skip to: 1723
7408
/* 1643 */    MCD_OPC_Decode, 212, 16, 143, 3, // Opcode: MADD_D64
7409
/* 1648 */    MCD_OPC_FilterValue, 41, 10, 0, 0, // Skip to: 1663
7410
/* 1653 */    MCD_OPC_CheckPredicate, 110, 65, 0, 0, // Skip to: 1723
7411
/* 1658 */    MCD_OPC_Decode, 148, 18, 143, 3, // Opcode: MSUB_D64
7412
/* 1663 */    MCD_OPC_FilterValue, 49, 10, 0, 0, // Skip to: 1678
7413
/* 1668 */    MCD_OPC_CheckPredicate, 111, 50, 0, 0, // Skip to: 1723
7414
/* 1673 */    MCD_OPC_Decode, 141, 19, 143, 3, // Opcode: NMADD_D64
7415
/* 1678 */    MCD_OPC_FilterValue, 57, 40, 0, 0, // Skip to: 1723
7416
/* 1683 */    MCD_OPC_CheckPredicate, 111, 35, 0, 0, // Skip to: 1723
7417
/* 1688 */    MCD_OPC_Decode, 146, 19, 143, 3, // Opcode: NMSUB_D64
7418
/* 1693 */    MCD_OPC_FilterValue, 53, 10, 0, 0, // Skip to: 1708
7419
/* 1698 */    MCD_OPC_CheckPredicate, 101, 20, 0, 0, // Skip to: 1723
7420
/* 1703 */    MCD_OPC_Decode, 181, 15, 219, 2, // Opcode: LDC164
7421
/* 1708 */    MCD_OPC_FilterValue, 61, 10, 0, 0, // Skip to: 1723
7422
/* 1713 */    MCD_OPC_CheckPredicate, 101, 5, 0, 0, // Skip to: 1723
7423
/* 1718 */    MCD_OPC_Decode, 228, 20, 219, 2, // Opcode: SDC164
7424
/* 1723 */    MCD_OPC_Fail,
7425
  0
7426
};
7427
7428
static const uint8_t DecoderTableNanoMips16[] = {
7429
/* 0 */       MCD_OPC_ExtractField, 10, 6,  // Inst{15-10} ...
7430
/* 3 */       MCD_OPC_FilterValue, 4, 60, 0, 0, // Skip to: 68
7431
/* 8 */       MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 25
7432
/* 13 */      MCD_OPC_CheckField, 2, 8, 2, 5, 0, 0, // Skip to: 25
7433
/* 20 */      MCD_OPC_Decode, 183, 23, 144, 3, // Opcode: SYSCALL16_NM
7434
/* 25 */      MCD_OPC_ExtractField, 3, 7,  // Inst{9-3} ...
7435
/* 28 */      MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 43
7436
/* 33 */      MCD_OPC_CheckPredicate, 112, 20, 0, 0, // Skip to: 58
7437
/* 38 */      MCD_OPC_Decode, 214, 8, 145, 3, // Opcode: BREAK16_NM
7438
/* 43 */      MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 58
7439
/* 48 */      MCD_OPC_CheckPredicate, 112, 5, 0, 0, // Skip to: 58
7440
/* 53 */      MCD_OPC_Decode, 222, 20, 145, 3, // Opcode: SDBBP16_NM
7441
/* 58 */      MCD_OPC_CheckPredicate, 112, 243, 2, 0, // Skip to: 818
7442
/* 63 */      MCD_OPC_Decode, 215, 17, 146, 3, // Opcode: MOVE_NM
7443
/* 68 */      MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 83
7444
/* 73 */      MCD_OPC_CheckPredicate, 112, 228, 2, 0, // Skip to: 818
7445
/* 78 */      MCD_OPC_Decode, 133, 16, 147, 3, // Opcode: LW16_NM
7446
/* 83 */      MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 98
7447
/* 88 */      MCD_OPC_CheckPredicate, 112, 213, 2, 0, // Skip to: 818
7448
/* 93 */      MCD_OPC_Decode, 163, 7, 148, 3, // Opcode: BC16_NM
7449
/* 98 */      MCD_OPC_FilterValue, 7, 33, 0, 0, // Skip to: 136
7450
/* 103 */     MCD_OPC_ExtractField, 8, 1,  // Inst{8} ...
7451
/* 106 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 121
7452
/* 111 */     MCD_OPC_CheckPredicate, 112, 190, 2, 0, // Skip to: 818
7453
/* 116 */     MCD_OPC_Decode, 191, 20, 149, 3, // Opcode: SAVE16_NM
7454
/* 121 */     MCD_OPC_FilterValue, 1, 180, 2, 0, // Skip to: 818
7455
/* 126 */     MCD_OPC_CheckPredicate, 112, 175, 2, 0, // Skip to: 818
7456
/* 131 */     MCD_OPC_Decode, 148, 20, 149, 3, // Opcode: RESTOREJRC16_NM
7457
/* 136 */     MCD_OPC_FilterValue, 12, 33, 0, 0, // Skip to: 174
7458
/* 141 */     MCD_OPC_ExtractField, 3, 1,  // Inst{3} ...
7459
/* 144 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 159
7460
/* 149 */     MCD_OPC_CheckPredicate, 112, 152, 2, 0, // Skip to: 818
7461
/* 154 */     MCD_OPC_Decode, 222, 21, 150, 3, // Opcode: SLL16_NM
7462
/* 159 */     MCD_OPC_FilterValue, 1, 142, 2, 0, // Skip to: 818
7463
/* 164 */     MCD_OPC_CheckPredicate, 112, 137, 2, 0, // Skip to: 818
7464
/* 169 */     MCD_OPC_Decode, 163, 22, 150, 3, // Opcode: SRL16_NM
7465
/* 174 */     MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 189
7466
/* 179 */     MCD_OPC_CheckPredicate, 112, 122, 2, 0, // Skip to: 818
7467
/* 184 */     MCD_OPC_Decode, 167, 16, 151, 3, // Opcode: LWSP16_NM
7468
/* 189 */     MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 204
7469
/* 194 */     MCD_OPC_CheckPredicate, 112, 107, 2, 0, // Skip to: 818
7470
/* 199 */     MCD_OPC_Decode, 149, 7, 148, 3, // Opcode: BALC16_NM
7471
/* 204 */     MCD_OPC_FilterValue, 15, 47, 0, 0, // Skip to: 256
7472
/* 209 */     MCD_OPC_ExtractField, 3, 1,  // Inst{3} ...
7473
/* 212 */     MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 234
7474
/* 217 */     MCD_OPC_CheckPredicate, 112, 84, 2, 0, // Skip to: 818
7475
/* 222 */     MCD_OPC_CheckField, 8, 1, 0, 77, 2, 0, // Skip to: 818
7476
/* 229 */     MCD_OPC_Decode, 208, 6, 152, 3, // Opcode: ADDu4x4_NM
7477
/* 234 */     MCD_OPC_FilterValue, 1, 67, 2, 0, // Skip to: 818
7478
/* 239 */     MCD_OPC_CheckPredicate, 112, 62, 2, 0, // Skip to: 818
7479
/* 244 */     MCD_OPC_CheckField, 8, 1, 0, 55, 2, 0, // Skip to: 818
7480
/* 251 */     MCD_OPC_Decode, 206, 18, 152, 3, // Opcode: MUL4x4_NM
7481
/* 256 */     MCD_OPC_FilterValue, 20, 86, 0, 0, // Skip to: 347
7482
/* 261 */     MCD_OPC_ExtractField, 0, 1,  // Inst{0} ...
7483
/* 264 */     MCD_OPC_FilterValue, 0, 63, 0, 0, // Skip to: 332
7484
/* 269 */     MCD_OPC_ExtractField, 1, 3,  // Inst{3-1} ...
7485
/* 272 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 287
7486
/* 277 */     MCD_OPC_CheckPredicate, 112, 24, 2, 0, // Skip to: 818
7487
/* 282 */     MCD_OPC_Decode, 160, 19, 153, 3, // Opcode: NOT16_NM
7488
/* 287 */     MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 302
7489
/* 292 */     MCD_OPC_CheckPredicate, 112, 9, 2, 0, // Skip to: 818
7490
/* 297 */     MCD_OPC_Decode, 175, 24, 154, 3, // Opcode: XOR16_NM
7491
/* 302 */     MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 317
7492
/* 307 */     MCD_OPC_CheckPredicate, 112, 250, 1, 0, // Skip to: 818
7493
/* 312 */     MCD_OPC_Decode, 219, 6, 154, 3, // Opcode: AND16_NM
7494
/* 317 */     MCD_OPC_FilterValue, 6, 240, 1, 0, // Skip to: 818
7495
/* 322 */     MCD_OPC_CheckPredicate, 112, 235, 1, 0, // Skip to: 818
7496
/* 327 */     MCD_OPC_Decode, 166, 19, 154, 3, // Opcode: OR16_NM
7497
/* 332 */     MCD_OPC_FilterValue, 1, 225, 1, 0, // Skip to: 818
7498
/* 337 */     MCD_OPC_CheckPredicate, 112, 220, 1, 0, // Skip to: 818
7499
/* 342 */     MCD_OPC_Decode, 174, 16, 155, 3, // Opcode: LWXS16_NM
7500
/* 347 */     MCD_OPC_FilterValue, 21, 10, 0, 0, // Skip to: 362
7501
/* 352 */     MCD_OPC_CheckPredicate, 112, 205, 1, 0, // Skip to: 818
7502
/* 357 */     MCD_OPC_Decode, 146, 16, 156, 3, // Opcode: LWGP16_NM
7503
/* 362 */     MCD_OPC_FilterValue, 23, 48, 0, 0, // Skip to: 415
7504
/* 367 */     MCD_OPC_ExtractField, 2, 2,  // Inst{3-2} ...
7505
/* 370 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 385
7506
/* 375 */     MCD_OPC_CheckPredicate, 112, 182, 1, 0, // Skip to: 818
7507
/* 380 */     MCD_OPC_Decode, 155, 15, 157, 3, // Opcode: LB16_NM
7508
/* 385 */     MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 400
7509
/* 390 */     MCD_OPC_CheckPredicate, 112, 167, 1, 0, // Skip to: 818
7510
/* 395 */     MCD_OPC_Decode, 196, 20, 158, 3, // Opcode: SB16_NM
7511
/* 400 */     MCD_OPC_FilterValue, 2, 157, 1, 0, // Skip to: 818
7512
/* 405 */     MCD_OPC_CheckPredicate, 112, 152, 1, 0, // Skip to: 818
7513
/* 410 */     MCD_OPC_Decode, 161, 15, 157, 3, // Opcode: LBU16_NM
7514
/* 415 */     MCD_OPC_FilterValue, 28, 17, 0, 0, // Skip to: 437
7515
/* 420 */     MCD_OPC_CheckPredicate, 112, 137, 1, 0, // Skip to: 818
7516
/* 425 */     MCD_OPC_CheckField, 6, 1, 1, 130, 1, 0, // Skip to: 818
7517
/* 432 */     MCD_OPC_Decode, 133, 6, 159, 3, // Opcode: ADDIUR1SP_NM
7518
/* 437 */     MCD_OPC_FilterValue, 29, 10, 0, 0, // Skip to: 452
7519
/* 442 */     MCD_OPC_CheckPredicate, 112, 115, 1, 0, // Skip to: 818
7520
/* 447 */     MCD_OPC_Decode, 134, 16, 160, 3, // Opcode: LW4x4_NM
7521
/* 452 */     MCD_OPC_FilterValue, 31, 63, 0, 0, // Skip to: 520
7522
/* 457 */     MCD_OPC_ExtractField, 0, 1,  // Inst{0} ...
7523
/* 460 */     MCD_OPC_FilterValue, 0, 33, 0, 0, // Skip to: 498
7524
/* 465 */     MCD_OPC_ExtractField, 3, 1,  // Inst{3} ...
7525
/* 468 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 483
7526
/* 473 */     MCD_OPC_CheckPredicate, 112, 84, 1, 0, // Skip to: 818
7527
/* 478 */     MCD_OPC_Decode, 207, 15, 161, 3, // Opcode: LH16_NM
7528
/* 483 */     MCD_OPC_FilterValue, 1, 74, 1, 0, // Skip to: 818
7529
/* 488 */     MCD_OPC_CheckPredicate, 112, 69, 1, 0, // Skip to: 818
7530
/* 493 */     MCD_OPC_Decode, 213, 15, 161, 3, // Opcode: LHU16_NM
7531
/* 498 */     MCD_OPC_FilterValue, 1, 59, 1, 0, // Skip to: 818
7532
/* 503 */     MCD_OPC_CheckPredicate, 112, 54, 1, 0, // Skip to: 818
7533
/* 508 */     MCD_OPC_CheckField, 3, 1, 0, 47, 1, 0, // Skip to: 818
7534
/* 515 */     MCD_OPC_Decode, 146, 21, 162, 3, // Opcode: SH16_NM
7535
/* 520 */     MCD_OPC_FilterValue, 36, 56, 0, 0, // Skip to: 581
7536
/* 525 */     MCD_OPC_ExtractField, 3, 1,  // Inst{3} ...
7537
/* 528 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 543
7538
/* 533 */     MCD_OPC_CheckPredicate, 112, 24, 1, 0, // Skip to: 818
7539
/* 538 */     MCD_OPC_Decode, 135, 6, 163, 3, // Opcode: ADDIUR2_NM
7540
/* 543 */     MCD_OPC_FilterValue, 1, 14, 1, 0, // Skip to: 818
7541
/* 548 */     MCD_OPC_CheckPredicate, 112, 18, 0, 0, // Skip to: 571
7542
/* 553 */     MCD_OPC_CheckField, 4, 6, 0, 11, 0, 0, // Skip to: 571
7543
/* 560 */     MCD_OPC_CheckField, 0, 3, 0, 4, 0, 0, // Skip to: 571
7544
/* 567 */     MCD_OPC_Decode, 150, 19, 10, // Opcode: NOP_NM
7545
/* 571 */     MCD_OPC_CheckPredicate, 112, 242, 0, 0, // Skip to: 818
7546
/* 576 */     MCD_OPC_Decode, 136, 6, 164, 3, // Opcode: ADDIURS5_NM
7547
/* 581 */     MCD_OPC_FilterValue, 37, 10, 0, 0, // Skip to: 596
7548
/* 586 */     MCD_OPC_CheckPredicate, 112, 227, 0, 0, // Skip to: 818
7549
/* 591 */     MCD_OPC_Decode, 131, 23, 165, 3, // Opcode: SW16_NM
7550
/* 596 */     MCD_OPC_FilterValue, 38, 10, 0, 0, // Skip to: 611
7551
/* 601 */     MCD_OPC_CheckPredicate, 112, 212, 0, 0, // Skip to: 818
7552
/* 606 */     MCD_OPC_Decode, 203, 7, 166, 3, // Opcode: BEQZC16_NM
7553
/* 611 */     MCD_OPC_FilterValue, 44, 33, 0, 0, // Skip to: 649
7554
/* 616 */     MCD_OPC_ExtractField, 0, 1,  // Inst{0} ...
7555
/* 619 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 634
7556
/* 624 */     MCD_OPC_CheckPredicate, 112, 189, 0, 0, // Skip to: 818
7557
/* 629 */     MCD_OPC_Decode, 207, 6, 167, 3, // Opcode: ADDu16_NM
7558
/* 634 */     MCD_OPC_FilterValue, 1, 179, 0, 0, // Skip to: 818
7559
/* 639 */     MCD_OPC_CheckPredicate, 112, 174, 0, 0, // Skip to: 818
7560
/* 644 */     MCD_OPC_Decode, 250, 22, 167, 3, // Opcode: SUBu16_NM
7561
/* 649 */     MCD_OPC_FilterValue, 45, 10, 0, 0, // Skip to: 664
7562
/* 654 */     MCD_OPC_CheckPredicate, 112, 159, 0, 0, // Skip to: 818
7563
/* 659 */     MCD_OPC_Decode, 162, 23, 151, 3, // Opcode: SWSP16_NM
7564
/* 664 */     MCD_OPC_FilterValue, 46, 10, 0, 0, // Skip to: 679
7565
/* 669 */     MCD_OPC_CheckPredicate, 112, 144, 0, 0, // Skip to: 818
7566
/* 674 */     MCD_OPC_Decode, 193, 8, 166, 3, // Opcode: BNEZC16_NM
7567
/* 679 */     MCD_OPC_FilterValue, 47, 10, 0, 0, // Skip to: 694
7568
/* 684 */     MCD_OPC_CheckPredicate, 112, 129, 0, 0, // Skip to: 818
7569
/* 689 */     MCD_OPC_Decode, 214, 17, 168, 3, // Opcode: MOVEP_NM
7570
/* 694 */     MCD_OPC_FilterValue, 52, 10, 0, 0, // Skip to: 709
7571
/* 699 */     MCD_OPC_CheckPredicate, 112, 114, 0, 0, // Skip to: 818
7572
/* 704 */     MCD_OPC_Decode, 233, 15, 169, 3, // Opcode: LI16_NM
7573
/* 709 */     MCD_OPC_FilterValue, 53, 10, 0, 0, // Skip to: 724
7574
/* 714 */     MCD_OPC_CheckPredicate, 112, 99, 0, 0, // Skip to: 818
7575
/* 719 */     MCD_OPC_Decode, 144, 23, 170, 3, // Opcode: SWGP16_NM
7576
/* 724 */     MCD_OPC_FilterValue, 54, 44, 0, 0, // Skip to: 773
7577
/* 729 */     MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 746
7578
/* 734 */     MCD_OPC_CheckField, 0, 5, 0, 5, 0, 0, // Skip to: 746
7579
/* 741 */     MCD_OPC_Decode, 139, 15, 171, 3, // Opcode: JRC_NM
7580
/* 746 */     MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 763
7581
/* 751 */     MCD_OPC_CheckField, 0, 4, 0, 5, 0, 0, // Skip to: 763
7582
/* 758 */     MCD_OPC_Decode, 240, 14, 172, 3, // Opcode: JALRC16_NM
7583
/* 763 */     MCD_OPC_CheckPredicate, 112, 50, 0, 0, // Skip to: 818
7584
/* 768 */     MCD_OPC_Decode, 191, 7, 173, 3, // Opcode: BEQC16_NM
7585
/* 773 */     MCD_OPC_FilterValue, 60, 10, 0, 0, // Skip to: 788
7586
/* 778 */     MCD_OPC_CheckPredicate, 112, 35, 0, 0, // Skip to: 818
7587
/* 783 */     MCD_OPC_Decode, 223, 6, 174, 3, // Opcode: ANDI16_NM
7588
/* 788 */     MCD_OPC_FilterValue, 61, 10, 0, 0, // Skip to: 803
7589
/* 793 */     MCD_OPC_CheckPredicate, 112, 20, 0, 0, // Skip to: 818
7590
/* 798 */     MCD_OPC_Decode, 132, 23, 175, 3, // Opcode: SW4x4_NM
7591
/* 803 */     MCD_OPC_FilterValue, 63, 10, 0, 0, // Skip to: 818
7592
/* 808 */     MCD_OPC_CheckPredicate, 112, 5, 0, 0, // Skip to: 818
7593
/* 813 */     MCD_OPC_Decode, 211, 17, 176, 3, // Opcode: MOVEPREV_NM
7594
/* 818 */     MCD_OPC_Fail,
7595
  0
7596
};
7597
7598
static const uint8_t DecoderTableNanoMips32[] = {
7599
/* 0 */       MCD_OPC_ExtractField, 26, 6,  // Inst{31-26} ...
7600
/* 3 */       MCD_OPC_FilterValue, 0, 75, 0, 0, // Skip to: 83
7601
/* 8 */       MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 25
7602
/* 13 */      MCD_OPC_CheckField, 18, 8, 2, 5, 0, 0, // Skip to: 25
7603
/* 20 */      MCD_OPC_Decode, 185, 23, 177, 3, // Opcode: SYSCALL_NM
7604
/* 25 */      MCD_OPC_ExtractField, 19, 7,  // Inst{25-19} ...
7605
/* 28 */      MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 43
7606
/* 33 */      MCD_OPC_CheckPredicate, 112, 35, 0, 0, // Skip to: 73
7607
/* 38 */      MCD_OPC_Decode, 210, 21, 178, 3, // Opcode: SIGRIE_NM
7608
/* 43 */      MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 58
7609
/* 48 */      MCD_OPC_CheckPredicate, 112, 20, 0, 0, // Skip to: 73
7610
/* 53 */      MCD_OPC_Decode, 217, 8, 178, 3, // Opcode: BREAK_NM
7611
/* 58 */      MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 73
7612
/* 63 */      MCD_OPC_CheckPredicate, 112, 5, 0, 0, // Skip to: 73
7613
/* 68 */      MCD_OPC_Decode, 225, 20, 178, 3, // Opcode: SDBBP_NM
7614
/* 73 */      MCD_OPC_CheckPredicate, 112, 165, 12, 0, // Skip to: 3315
7615
/* 78 */      MCD_OPC_Decode, 140, 6, 179, 3, // Opcode: ADDIU_NM
7616
/* 83 */      MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 98
7617
/* 88 */      MCD_OPC_CheckPredicate, 112, 150, 12, 0, // Skip to: 3315
7618
/* 93 */      MCD_OPC_Decode, 152, 15, 180, 3, // Opcode: LAPC32_NM
7619
/* 98 */      MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 113
7620
/* 103 */     MCD_OPC_CheckPredicate, 112, 135, 12, 0, // Skip to: 3315
7621
/* 108 */     MCD_OPC_Decode, 210, 17, 181, 3, // Opcode: MOVEBALC_NM
7622
/* 113 */     MCD_OPC_FilterValue, 8, 55, 6, 0, // Skip to: 1709
7623
/* 118 */     MCD_OPC_ExtractField, 4, 2,  // Inst{5-4} ...
7624
/* 121 */     MCD_OPC_FilterValue, 0, 64, 1, 0, // Skip to: 446
7625
/* 126 */     MCD_OPC_ExtractField, 0, 4,  // Inst{3-0} ...
7626
/* 129 */     MCD_OPC_FilterValue, 0, 56, 0, 0, // Skip to: 190
7627
/* 134 */     MCD_OPC_ExtractField, 6, 4,  // Inst{9-6} ...
7628
/* 137 */     MCD_OPC_FilterValue, 0, 33, 0, 0, // Skip to: 175
7629
/* 142 */     MCD_OPC_ExtractField, 10, 1,  // Inst{10} ...
7630
/* 145 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 160
7631
/* 150 */     MCD_OPC_CheckPredicate, 112, 88, 12, 0, // Skip to: 3315
7632
/* 155 */     MCD_OPC_Decode, 211, 23, 182, 3, // Opcode: TEQ_NM
7633
/* 160 */     MCD_OPC_FilterValue, 1, 78, 12, 0, // Skip to: 3315
7634
/* 165 */     MCD_OPC_CheckPredicate, 112, 73, 12, 0, // Skip to: 3315
7635
/* 170 */     MCD_OPC_Decode, 133, 24, 182, 3, // Opcode: TNE_NM
7636
/* 175 */     MCD_OPC_FilterValue, 7, 63, 12, 0, // Skip to: 3315
7637
/* 180 */     MCD_OPC_CheckPredicate, 112, 58, 12, 0, // Skip to: 3315
7638
/* 185 */     MCD_OPC_Decode, 131, 20, 183, 3, // Opcode: RDHWR_NM
7639
/* 190 */     MCD_OPC_FilterValue, 7, 198, 0, 0, // Skip to: 393
7640
/* 195 */     MCD_OPC_ExtractField, 6, 5,  // Inst{10-6} ...
7641
/* 198 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 213
7642
/* 203 */     MCD_OPC_CheckPredicate, 112, 35, 12, 0, // Skip to: 3315
7643
/* 208 */     MCD_OPC_Decode, 169, 15, 184, 3, // Opcode: LBX_NM
7644
/* 213 */     MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 228
7645
/* 218 */     MCD_OPC_CheckPredicate, 112, 20, 12, 0, // Skip to: 3315
7646
/* 223 */     MCD_OPC_Decode, 201, 20, 184, 3, // Opcode: SBX_NM
7647
/* 228 */     MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 243
7648
/* 233 */     MCD_OPC_CheckPredicate, 112, 5, 12, 0, // Skip to: 3315
7649
/* 238 */     MCD_OPC_Decode, 165, 15, 184, 3, // Opcode: LBUX_NM
7650
/* 243 */     MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 258
7651
/* 248 */     MCD_OPC_CheckPredicate, 112, 246, 11, 0, // Skip to: 3315
7652
/* 253 */     MCD_OPC_Decode, 222, 15, 184, 3, // Opcode: LHX_NM
7653
/* 258 */     MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 273
7654
/* 263 */     MCD_OPC_CheckPredicate, 112, 231, 11, 0, // Skip to: 3315
7655
/* 268 */     MCD_OPC_Decode, 220, 15, 184, 3, // Opcode: LHXS_NM
7656
/* 273 */     MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 288
7657
/* 278 */     MCD_OPC_CheckPredicate, 112, 216, 11, 0, // Skip to: 3315
7658
/* 283 */     MCD_OPC_Decode, 203, 21, 184, 3, // Opcode: SHX_NM
7659
/* 288 */     MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 303
7660
/* 293 */     MCD_OPC_CheckPredicate, 112, 201, 11, 0, // Skip to: 3315
7661
/* 298 */     MCD_OPC_Decode, 202, 21, 184, 3, // Opcode: SHXS_NM
7662
/* 303 */     MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 318
7663
/* 308 */     MCD_OPC_CheckPredicate, 112, 186, 11, 0, // Skip to: 3315
7664
/* 313 */     MCD_OPC_Decode, 216, 15, 184, 3, // Opcode: LHUX_NM
7665
/* 318 */     MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 333
7666
/* 323 */     MCD_OPC_CheckPredicate, 112, 171, 11, 0, // Skip to: 3315
7667
/* 328 */     MCD_OPC_Decode, 215, 15, 184, 3, // Opcode: LHUXS_NM
7668
/* 333 */     MCD_OPC_FilterValue, 16, 10, 0, 0, // Skip to: 348
7669
/* 338 */     MCD_OPC_CheckPredicate, 112, 156, 11, 0, // Skip to: 3315
7670
/* 343 */     MCD_OPC_Decode, 178, 16, 184, 3, // Opcode: LWX_NM
7671
/* 348 */     MCD_OPC_FilterValue, 17, 10, 0, 0, // Skip to: 363
7672
/* 353 */     MCD_OPC_CheckPredicate, 112, 141, 11, 0, // Skip to: 3315
7673
/* 358 */     MCD_OPC_Decode, 176, 16, 184, 3, // Opcode: LWXS_NM
7674
/* 363 */     MCD_OPC_FilterValue, 18, 10, 0, 0, // Skip to: 378
7675
/* 368 */     MCD_OPC_CheckPredicate, 112, 126, 11, 0, // Skip to: 3315
7676
/* 373 */     MCD_OPC_Decode, 168, 23, 184, 3, // Opcode: SWX_NM
7677
/* 378 */     MCD_OPC_FilterValue, 19, 116, 11, 0, // Skip to: 3315
7678
/* 383 */     MCD_OPC_CheckPredicate, 112, 111, 11, 0, // Skip to: 3315
7679
/* 388 */     MCD_OPC_Decode, 167, 23, 184, 3, // Opcode: SWXS_NM
7680
/* 393 */     MCD_OPC_FilterValue, 8, 33, 0, 0, // Skip to: 431
7681
/* 398 */     MCD_OPC_ExtractField, 6, 4,  // Inst{9-6} ...
7682
/* 401 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 416
7683
/* 406 */     MCD_OPC_CheckPredicate, 112, 88, 11, 0, // Skip to: 3315
7684
/* 411 */     MCD_OPC_Decode, 245, 20, 185, 3, // Opcode: SEB_NM
7685
/* 416 */     MCD_OPC_FilterValue, 1, 78, 11, 0, // Skip to: 3315
7686
/* 421 */     MCD_OPC_CheckPredicate, 112, 73, 11, 0, // Skip to: 3315
7687
/* 426 */     MCD_OPC_Decode, 249, 20, 185, 3, // Opcode: SEH_NM
7688
/* 431 */     MCD_OPC_FilterValue, 15, 63, 11, 0, // Skip to: 3315
7689
/* 436 */     MCD_OPC_CheckPredicate, 112, 58, 11, 0, // Skip to: 3315
7690
/* 441 */     MCD_OPC_Decode, 249, 15, 186, 3, // Opcode: LSA_NM
7691
/* 446 */     MCD_OPC_FilterValue, 1, 161, 1, 0, // Skip to: 868
7692
/* 451 */     MCD_OPC_ExtractField, 0, 4,  // Inst{3-0} ...
7693
/* 454 */     MCD_OPC_FilterValue, 0, 10, 1, 0, // Skip to: 725
7694
/* 459 */     MCD_OPC_ExtractField, 6, 4,  // Inst{9-6} ...
7695
/* 462 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 477
7696
/* 467 */     MCD_OPC_CheckPredicate, 112, 27, 11, 0, // Skip to: 3315
7697
/* 472 */     MCD_OPC_Decode, 231, 21, 187, 3, // Opcode: SLLV_NM
7698
/* 477 */     MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 492
7699
/* 482 */     MCD_OPC_CheckPredicate, 112, 12, 11, 0, // Skip to: 3315
7700
/* 487 */     MCD_OPC_Decode, 178, 22, 187, 3, // Opcode: SRLV_NM
7701
/* 492 */     MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 507
7702
/* 497 */     MCD_OPC_CheckPredicate, 112, 253, 10, 0, // Skip to: 3315
7703
/* 502 */     MCD_OPC_Decode, 153, 22, 187, 3, // Opcode: SRAV_NM
7704
/* 507 */     MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 522
7705
/* 512 */     MCD_OPC_CheckPredicate, 112, 238, 10, 0, // Skip to: 3315
7706
/* 517 */     MCD_OPC_Decode, 158, 20, 187, 3, // Opcode: ROTRV_NM
7707
/* 522 */     MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 537
7708
/* 527 */     MCD_OPC_CheckPredicate, 112, 223, 10, 0, // Skip to: 3315
7709
/* 532 */     MCD_OPC_Decode, 201, 6, 187, 3, // Opcode: ADD_NM
7710
/* 537 */     MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 552
7711
/* 542 */     MCD_OPC_CheckPredicate, 112, 208, 10, 0, // Skip to: 3315
7712
/* 547 */     MCD_OPC_Decode, 210, 6, 187, 3, // Opcode: ADDu_NM
7713
/* 552 */     MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 567
7714
/* 557 */     MCD_OPC_CheckPredicate, 112, 193, 10, 0, // Skip to: 3315
7715
/* 562 */     MCD_OPC_Decode, 248, 22, 187, 3, // Opcode: SUB_NM
7716
/* 567 */     MCD_OPC_FilterValue, 7, 10, 0, 0, // Skip to: 582
7717
/* 572 */     MCD_OPC_CheckPredicate, 112, 178, 10, 0, // Skip to: 3315
7718
/* 577 */     MCD_OPC_Decode, 252, 22, 187, 3, // Opcode: SUBu_NM
7719
/* 582 */     MCD_OPC_FilterValue, 8, 33, 0, 0, // Skip to: 620
7720
/* 587 */     MCD_OPC_ExtractField, 10, 1,  // Inst{10} ...
7721
/* 590 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 605
7722
/* 595 */     MCD_OPC_CheckPredicate, 112, 155, 10, 0, // Skip to: 3315
7723
/* 600 */     MCD_OPC_Decode, 130, 18, 188, 3, // Opcode: MOVZ_NM
7724
/* 605 */     MCD_OPC_FilterValue, 1, 145, 10, 0, // Skip to: 3315
7725
/* 610 */     MCD_OPC_CheckPredicate, 112, 140, 10, 0, // Skip to: 3315
7726
/* 615 */     MCD_OPC_Decode, 237, 17, 188, 3, // Opcode: MOVN_NM
7727
/* 620 */     MCD_OPC_FilterValue, 9, 10, 0, 0, // Skip to: 635
7728
/* 625 */     MCD_OPC_CheckPredicate, 112, 125, 10, 0, // Skip to: 3315
7729
/* 630 */     MCD_OPC_Decode, 229, 6, 187, 3, // Opcode: AND_NM
7730
/* 635 */     MCD_OPC_FilterValue, 10, 10, 0, 0, // Skip to: 650
7731
/* 640 */     MCD_OPC_CheckPredicate, 112, 110, 10, 0, // Skip to: 3315
7732
/* 645 */     MCD_OPC_Decode, 173, 19, 187, 3, // Opcode: OR_NM
7733
/* 650 */     MCD_OPC_FilterValue, 11, 10, 0, 0, // Skip to: 665
7734
/* 655 */     MCD_OPC_CheckPredicate, 112, 95, 10, 0, // Skip to: 3315
7735
/* 660 */     MCD_OPC_Decode, 156, 19, 187, 3, // Opcode: NOR_NM
7736
/* 665 */     MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 680
7737
/* 670 */     MCD_OPC_CheckPredicate, 112, 80, 10, 0, // Skip to: 3315
7738
/* 675 */     MCD_OPC_Decode, 182, 24, 187, 3, // Opcode: XOR_NM
7739
/* 680 */     MCD_OPC_FilterValue, 13, 10, 0, 0, // Skip to: 695
7740
/* 685 */     MCD_OPC_CheckPredicate, 112, 65, 10, 0, // Skip to: 3315
7741
/* 690 */     MCD_OPC_Decode, 245, 21, 187, 3, // Opcode: SLT_NM
7742
/* 695 */     MCD_OPC_FilterValue, 14, 10, 0, 0, // Skip to: 710
7743
/* 700 */     MCD_OPC_CheckPredicate, 112, 50, 10, 0, // Skip to: 3315
7744
/* 705 */     MCD_OPC_Decode, 243, 21, 187, 3, // Opcode: SLTU_NM
7745
/* 710 */     MCD_OPC_FilterValue, 15, 40, 10, 0, // Skip to: 3315
7746
/* 715 */     MCD_OPC_CheckPredicate, 112, 35, 10, 0, // Skip to: 3315
7747
/* 720 */     MCD_OPC_Decode, 129, 22, 187, 3, // Opcode: SOV_NM
7748
/* 725 */     MCD_OPC_FilterValue, 8, 123, 0, 0, // Skip to: 853
7749
/* 730 */     MCD_OPC_ExtractField, 6, 4,  // Inst{9-6} ...
7750
/* 733 */     MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 748
7751
/* 738 */     MCD_OPC_CheckPredicate, 112, 12, 10, 0, // Skip to: 3315
7752
/* 743 */     MCD_OPC_Decode, 247, 18, 187, 3, // Opcode: MUL_NM
7753
/* 748 */     MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 763
7754
/* 753 */     MCD_OPC_CheckPredicate, 112, 253, 9, 0, // Skip to: 3315
7755
/* 758 */     MCD_OPC_Decode, 204, 18, 187, 3, // Opcode: MUH_NM
7756
/* 763 */     MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 778
7757
/* 768 */     MCD_OPC_CheckPredicate, 112, 238, 9, 0, // Skip to: 3315
7758
/* 773 */     MCD_OPC_Decode, 240, 18, 187, 3, // Opcode: MULU_NM
7759
/* 778 */     MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 793
7760
/* 783 */     MCD_OPC_CheckPredicate, 112, 223, 9, 0, // Skip to: 3315
7761
/* 788 */     MCD_OPC_Decode, 202, 18, 187, 3, // Opcode: MUHU_NM
7762
/* 793 */     MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 808
7763
/* 798 */     MCD_OPC_CheckPredicate, 112, 208, 9, 0, // Skip to: 3315
7764
/* 803 */     MCD_OPC_Decode, 223, 11, 187, 3, // Opcode: DIV_NM
7765
/* 808 */     MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 823
7766
/* 813 */     MCD_OPC_CheckPredicate, 112, 193, 9, 0, // Skip to: 3315
7767
/* 818 */     MCD_OPC_Decode, 199, 17, 187, 3, // Opcode: MOD_NM
7768
/* 823 */     MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 838
7769
/* 828 */     MCD_OPC_CheckPredicate, 112, 178, 9, 0, // Skip to: 3315
7770
/* 833 */     MCD_OPC_Decode, 221, 11, 187, 3, // Opcode: DIVU_NM
7771
/* 838 */     MCD_OPC_FilterValue, 7, 168, 9, 0, // Skip to: 3315
7772
/* 843 */     MCD_OPC_CheckPredicate, 112, 163, 9, 0, // Skip to: 3315
7773
/* 848 */     MCD_OPC_Decode, 197, 17, 187, 3, // Opcode: MODU_NM
7774
/* 853 */     MCD_OPC_FilterValue, 15, 153, 9, 0, // Skip to: 3315
7775
/* 858 */     MCD_OPC_CheckPredicate, 112, 148, 9, 0, // Skip to: 3315
7776
/* 863 */     MCD_OPC_Decode, 254, 12, 189, 3, // Opcode: EXTW_NM
7777
/* 868 */     MCD_OPC_FilterValue, 2, 194, 0, 0, // Skip to: 1067
7778
/* 873 */     MCD_OPC_ExtractField, 6, 4,  // Inst{9-6} ...
7779
/* 876 */     MCD_OPC_FilterValue, 8, 17, 0, 0, // Skip to: 898
7780
/* 881 */     MCD_OPC_CheckPredicate, 113, 125, 9, 0, // Skip to: 3315
7781
/* 886 */     MCD_OPC_CheckField, 0, 4, 8, 118, 9, 0, // Skip to: 3315
7782
/* 893 */     MCD_OPC_Decode, 255, 13, 190, 3, // Opcode: FORK_NM
7783
/* 898 */     MCD_OPC_FilterValue, 9, 24, 0, 0, // Skip to: 927
7784
/* 903 */     MCD_OPC_CheckPredicate, 113, 103, 9, 0, // Skip to: 3315
7785
/* 908 */     MCD_OPC_CheckField, 10, 6, 0, 96, 9, 0, // Skip to: 3315
7786
/* 915 */     MCD_OPC_CheckField, 0, 4, 8, 89, 9, 0, // Skip to: 3315
7787
/* 922 */     MCD_OPC_Decode, 189, 24, 185, 3, // Opcode: YIELD_NM
7788
/* 927 */     MCD_OPC_FilterValue, 15, 79, 9, 0, // Skip to: 3315
7789
/* 932 */     MCD_OPC_ExtractField, 10, 3,  // Inst{12-10} ...
7790
/* 935 */     MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 957
7791
/* 940 */     MCD_OPC_CheckPredicate, 114, 66, 9, 0, // Skip to: 3315
7792
/* 945 */     MCD_OPC_CheckField, 0, 4, 8, 59, 9, 0, // Skip to: 3315
7793
/* 952 */     MCD_OPC_Decode, 166, 10, 191, 3, // Opcode: CRC32B_NM
7794
/* 957 */     MCD_OPC_FilterValue, 1, 17, 0, 0, // Skip to: 979
7795
/* 962 */     MCD_OPC_CheckPredicate, 114, 44, 9, 0, // Skip to: 3315
7796
/* 967 */     MCD_OPC_CheckField, 0, 4, 8, 37, 9, 0, // Skip to: 3315
7797
/* 974 */     MCD_OPC_Decode, 176, 10, 191, 3, // Opcode: CRC32H_NM
7798
/* 979 */     MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 1001
7799
/* 984 */     MCD_OPC_CheckPredicate, 114, 22, 9, 0, // Skip to: 3315
7800
/* 989 */     MCD_OPC_CheckField, 0, 4, 8, 15, 9, 0, // Skip to: 3315
7801
/* 996 */     MCD_OPC_Decode, 178, 10, 191, 3, // Opcode: CRC32W_NM
7802
/* 1001 */    MCD_OPC_FilterValue, 4, 17, 0, 0, // Skip to: 1023
7803
/* 1006 */    MCD_OPC_CheckPredicate, 114, 0, 9, 0, // Skip to: 3315
7804
/* 1011 */    MCD_OPC_CheckField, 0, 4, 8, 249, 8, 0, // Skip to: 3315
7805
/* 1018 */    MCD_OPC_Decode, 168, 10, 191, 3, // Opcode: CRC32CB_NM
7806
/* 1023 */    MCD_OPC_FilterValue, 5, 17, 0, 0, // Skip to: 1045
7807
/* 1028 */    MCD_OPC_CheckPredicate, 114, 234, 8, 0, // Skip to: 3315
7808
/* 1033 */    MCD_OPC_CheckField, 0, 4, 8, 227, 8, 0, // Skip to: 3315
7809
/* 1040 */    MCD_OPC_Decode, 171, 10, 191, 3, // Opcode: CRC32CH_NM
7810
/* 1045 */    MCD_OPC_FilterValue, 6, 217, 8, 0, // Skip to: 3315
7811
/* 1050 */    MCD_OPC_CheckPredicate, 114, 212, 8, 0, // Skip to: 3315
7812
/* 1055 */    MCD_OPC_CheckField, 0, 4, 8, 205, 8, 0, // Skip to: 3315
7813
/* 1062 */    MCD_OPC_Decode, 173, 10, 191, 3, // Opcode: CRC32CW_NM
7814
/* 1067 */    MCD_OPC_FilterValue, 3, 195, 8, 0, // Skip to: 3315
7815
/* 1072 */    MCD_OPC_ExtractField, 6, 4,  // Inst{9-6} ...
7816
/* 1075 */    MCD_OPC_FilterValue, 0, 33, 0, 0, // Skip to: 1113
7817
/* 1080 */    MCD_OPC_ExtractField, 0, 4,  // Inst{3-0} ...
7818
/* 1083 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1098
7819
/* 1088 */    MCD_OPC_CheckPredicate, 112, 174, 8, 0, // Skip to: 3315
7820
/* 1093 */    MCD_OPC_Decode, 129, 17, 192, 3, // Opcode: MFC0Sel_NM
7821
/* 1098 */    MCD_OPC_FilterValue, 8, 164, 8, 0, // Skip to: 3315
7822
/* 1103 */    MCD_OPC_CheckPredicate, 112, 159, 8, 0, // Skip to: 3315
7823
/* 1108 */    MCD_OPC_Decode, 140, 17, 192, 3, // Opcode: MFHC0Sel_NM
7824
/* 1113 */    MCD_OPC_FilterValue, 1, 33, 0, 0, // Skip to: 1151
7825
/* 1118 */    MCD_OPC_ExtractField, 0, 4,  // Inst{3-0} ...
7826
/* 1121 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1136
7827
/* 1126 */    MCD_OPC_CheckPredicate, 112, 136, 8, 0, // Skip to: 3315
7828
/* 1131 */    MCD_OPC_Decode, 157, 18, 192, 3, // Opcode: MTC0Sel_NM
7829
/* 1136 */    MCD_OPC_FilterValue, 8, 126, 8, 0, // Skip to: 3315
7830
/* 1141 */    MCD_OPC_CheckPredicate, 112, 121, 8, 0, // Skip to: 3315
7831
/* 1146 */    MCD_OPC_Decode, 169, 18, 192, 3, // Opcode: MTHC0Sel_NM
7832
/* 1151 */    MCD_OPC_FilterValue, 5, 47, 0, 0, // Skip to: 1203
7833
/* 1156 */    MCD_OPC_ExtractField, 10, 6,  // Inst{15-10} ...
7834
/* 1159 */    MCD_OPC_FilterValue, 56, 17, 0, 0, // Skip to: 1181
7835
/* 1164 */    MCD_OPC_CheckPredicate, 112, 98, 8, 0, // Skip to: 3315
7836
/* 1169 */    MCD_OPC_CheckField, 0, 4, 15, 91, 8, 0, // Skip to: 3315
7837
/* 1176 */    MCD_OPC_Decode, 133, 20, 185, 3, // Opcode: RDPGPR_NM
7838
/* 1181 */    MCD_OPC_FilterValue, 60, 81, 8, 0, // Skip to: 3315
7839
/* 1186 */    MCD_OPC_CheckPredicate, 112, 76, 8, 0, // Skip to: 3315
7840
/* 1191 */    MCD_OPC_CheckField, 0, 4, 15, 69, 8, 0, // Skip to: 3315
7841
/* 1198 */    MCD_OPC_Decode, 168, 24, 185, 3, // Opcode: WRPGPR_NM
7842
/* 1203 */    MCD_OPC_FilterValue, 8, 17, 0, 0, // Skip to: 1225
7843
/* 1208 */    MCD_OPC_CheckPredicate, 113, 54, 8, 0, // Skip to: 3315
7844
/* 1213 */    MCD_OPC_CheckField, 0, 3, 0, 47, 8, 0, // Skip to: 3315
7845
/* 1220 */    MCD_OPC_Decode, 163, 17, 193, 3, // Opcode: MFTR_NM
7846
/* 1225 */    MCD_OPC_FilterValue, 9, 17, 0, 0, // Skip to: 1247
7847
/* 1230 */    MCD_OPC_CheckPredicate, 113, 32, 8, 0, // Skip to: 3315
7848
/* 1235 */    MCD_OPC_CheckField, 0, 3, 0, 25, 8, 0, // Skip to: 3315
7849
/* 1242 */    MCD_OPC_Decode, 198, 18, 194, 3, // Opcode: MTTR_NM
7850
/* 1247 */    MCD_OPC_FilterValue, 10, 91, 0, 0, // Skip to: 1343
7851
/* 1252 */    MCD_OPC_ExtractField, 10, 11,  // Inst{20-10} ...
7852
/* 1255 */    MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 1277
7853
/* 1260 */    MCD_OPC_CheckPredicate, 113, 2, 8, 0, // Skip to: 3315
7854
/* 1265 */    MCD_OPC_CheckField, 0, 4, 0, 251, 7, 0, // Skip to: 3315
7855
/* 1272 */    MCD_OPC_Decode, 202, 12, 195, 3, // Opcode: DVPE_NM
7856
/* 1277 */    MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 1299
7857
/* 1282 */    MCD_OPC_CheckPredicate, 113, 236, 7, 0, // Skip to: 3315
7858
/* 1287 */    MCD_OPC_CheckField, 0, 4, 0, 229, 7, 0, // Skip to: 3315
7859
/* 1294 */    MCD_OPC_Decode, 225, 12, 195, 3, // Opcode: EVPE_NM
7860
/* 1299 */    MCD_OPC_FilterValue, 66, 17, 0, 0, // Skip to: 1321
7861
/* 1304 */    MCD_OPC_CheckPredicate, 113, 214, 7, 0, // Skip to: 3315
7862
/* 1309 */    MCD_OPC_CheckField, 0, 4, 0, 207, 7, 0, // Skip to: 3315
7863
/* 1316 */    MCD_OPC_Decode, 250, 11, 195, 3, // Opcode: DMT_NM
7864
/* 1321 */    MCD_OPC_FilterValue, 67, 197, 7, 0, // Skip to: 3315
7865
/* 1326 */    MCD_OPC_CheckPredicate, 113, 192, 7, 0, // Skip to: 3315
7866
/* 1331 */    MCD_OPC_CheckField, 0, 4, 0, 185, 7, 0, // Skip to: 3315
7867
/* 1338 */    MCD_OPC_Decode, 215, 12, 195, 3, // Opcode: EMT_NM
7868
/* 1343 */    MCD_OPC_FilterValue, 12, 47, 0, 0, // Skip to: 1395
7869
/* 1348 */    MCD_OPC_ExtractField, 10, 6,  // Inst{15-10} ...
7870
/* 1351 */    MCD_OPC_FilterValue, 18, 17, 0, 0, // Skip to: 1373
7871
/* 1356 */    MCD_OPC_CheckPredicate, 112, 162, 7, 0, // Skip to: 3315
7872
/* 1361 */    MCD_OPC_CheckField, 0, 4, 15, 155, 7, 0, // Skip to: 3315
7873
/* 1368 */    MCD_OPC_Decode, 175, 9, 185, 3, // Opcode: CLO_NM
7874
/* 1373 */    MCD_OPC_FilterValue, 22, 145, 7, 0, // Skip to: 3315
7875
/* 1378 */    MCD_OPC_CheckPredicate, 112, 140, 7, 0, // Skip to: 3315
7876
/* 1383 */    MCD_OPC_CheckField, 0, 4, 15, 133, 7, 0, // Skip to: 3315
7877
/* 1390 */    MCD_OPC_Decode, 196, 9, 185, 3, // Opcode: CLZ_NM
7878
/* 1395 */    MCD_OPC_FilterValue, 13, 123, 7, 0, // Skip to: 3315
7879
/* 1400 */    MCD_OPC_ExtractField, 10, 6,  // Inst{15-10} ...
7880
/* 1403 */    MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 1424
7881
/* 1408 */    MCD_OPC_CheckPredicate, 115, 110, 7, 0, // Skip to: 3315
7882
/* 1413 */    MCD_OPC_CheckField, 0, 4, 15, 103, 7, 0, // Skip to: 3315
7883
/* 1420 */    MCD_OPC_Decode, 240, 23, 10, // Opcode: TLBP_NM
7884
/* 1424 */    MCD_OPC_FilterValue, 1, 16, 0, 0, // Skip to: 1445
7885
/* 1429 */    MCD_OPC_CheckPredicate, 115, 89, 7, 0, // Skip to: 3315
7886
/* 1434 */    MCD_OPC_CheckField, 0, 4, 15, 82, 7, 0, // Skip to: 3315
7887
/* 1441 */    MCD_OPC_Decode, 237, 23, 10, // Opcode: TLBINV_NM
7888
/* 1445 */    MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 1467
7889
/* 1450 */    MCD_OPC_CheckPredicate, 116, 68, 7, 0, // Skip to: 3315
7890
/* 1455 */    MCD_OPC_CheckField, 0, 4, 15, 61, 7, 0, // Skip to: 3315
7891
/* 1462 */    MCD_OPC_Decode, 189, 14, 196, 3, // Opcode: GINVT_NM
7892
/* 1467 */    MCD_OPC_FilterValue, 4, 16, 0, 0, // Skip to: 1488
7893
/* 1472 */    MCD_OPC_CheckPredicate, 115, 46, 7, 0, // Skip to: 3315
7894
/* 1477 */    MCD_OPC_CheckField, 0, 4, 15, 39, 7, 0, // Skip to: 3315
7895
/* 1484 */    MCD_OPC_Decode, 243, 23, 10, // Opcode: TLBR_NM
7896
/* 1488 */    MCD_OPC_FilterValue, 5, 16, 0, 0, // Skip to: 1509
7897
/* 1493 */    MCD_OPC_CheckPredicate, 115, 25, 7, 0, // Skip to: 3315
7898
/* 1498 */    MCD_OPC_CheckField, 0, 4, 15, 18, 7, 0, // Skip to: 3315
7899
/* 1505 */    MCD_OPC_Decode, 235, 23, 10, // Opcode: TLBINVF_NM
7900
/* 1509 */    MCD_OPC_FilterValue, 7, 17, 0, 0, // Skip to: 1531
7901
/* 1514 */    MCD_OPC_CheckPredicate, 116, 4, 7, 0, // Skip to: 3315
7902
/* 1519 */    MCD_OPC_CheckField, 0, 4, 15, 253, 6, 0, // Skip to: 3315
7903
/* 1526 */    MCD_OPC_Decode, 186, 14, 197, 3, // Opcode: GINVI_NM
7904
/* 1531 */    MCD_OPC_FilterValue, 8, 16, 0, 0, // Skip to: 1552
7905
/* 1536 */    MCD_OPC_CheckPredicate, 115, 238, 6, 0, // Skip to: 3315
7906
/* 1541 */    MCD_OPC_CheckField, 0, 4, 15, 231, 6, 0, // Skip to: 3315
7907
/* 1548 */    MCD_OPC_Decode, 246, 23, 10, // Opcode: TLBWI_NM
7908
/* 1552 */    MCD_OPC_FilterValue, 12, 16, 0, 0, // Skip to: 1573
7909
/* 1557 */    MCD_OPC_CheckPredicate, 115, 217, 6, 0, // Skip to: 3315
7910
/* 1562 */    MCD_OPC_CheckField, 0, 4, 15, 210, 6, 0, // Skip to: 3315
7911
/* 1569 */    MCD_OPC_Decode, 249, 23, 10, // Opcode: TLBWR_NM
7912
/* 1573 */    MCD_OPC_FilterValue, 17, 17, 0, 0, // Skip to: 1595
7913
/* 1578 */    MCD_OPC_CheckPredicate, 112, 196, 6, 0, // Skip to: 3315
7914
/* 1583 */    MCD_OPC_CheckField, 0, 4, 15, 189, 6, 0, // Skip to: 3315
7915
/* 1590 */    MCD_OPC_Decode, 234, 11, 195, 3, // Opcode: DI_NM
7916
/* 1595 */    MCD_OPC_FilterValue, 21, 17, 0, 0, // Skip to: 1617
7917
/* 1600 */    MCD_OPC_CheckPredicate, 112, 174, 6, 0, // Skip to: 3315
7918
/* 1605 */    MCD_OPC_CheckField, 0, 4, 15, 167, 6, 0, // Skip to: 3315
7919
/* 1612 */    MCD_OPC_Decode, 213, 12, 195, 3, // Opcode: EI_NM
7920
/* 1617 */    MCD_OPC_FilterValue, 48, 16, 0, 0, // Skip to: 1638
7921
/* 1622 */    MCD_OPC_CheckPredicate, 112, 152, 6, 0, // Skip to: 3315
7922
/* 1627 */    MCD_OPC_CheckField, 0, 4, 15, 145, 6, 0, // Skip to: 3315
7923
/* 1634 */    MCD_OPC_Decode, 164, 24, 88, // Opcode: WAIT_NM
7924
/* 1638 */    MCD_OPC_FilterValue, 56, 16, 0, 0, // Skip to: 1659
7925
/* 1643 */    MCD_OPC_CheckPredicate, 112, 131, 6, 0, // Skip to: 3315
7926
/* 1648 */    MCD_OPC_CheckField, 0, 4, 15, 124, 6, 0, // Skip to: 3315
7927
/* 1655 */    MCD_OPC_Decode, 209, 11, 10, // Opcode: DERET_NM
7928
/* 1659 */    MCD_OPC_FilterValue, 60, 115, 6, 0, // Skip to: 3315
7929
/* 1664 */    MCD_OPC_ExtractField, 16, 1,  // Inst{16} ...
7930
/* 1667 */    MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 1688
7931
/* 1672 */    MCD_OPC_CheckPredicate, 112, 102, 6, 0, // Skip to: 3315
7932
/* 1677 */    MCD_OPC_CheckField, 0, 4, 15, 95, 6, 0, // Skip to: 3315
7933
/* 1684 */    MCD_OPC_Decode, 222, 12, 10, // Opcode: ERET_NM
7934
/* 1688 */    MCD_OPC_FilterValue, 1, 86, 6, 0, // Skip to: 3315
7935
/* 1693 */    MCD_OPC_CheckPredicate, 112, 81, 6, 0, // Skip to: 3315
7936
/* 1698 */    MCD_OPC_CheckField, 0, 4, 15, 74, 6, 0, // Skip to: 3315
7937
/* 1705 */    MCD_OPC_Decode, 219, 12, 10, // Opcode: ERETNC_NM
7938
/* 1709 */    MCD_OPC_FilterValue, 10, 33, 0, 0, // Skip to: 1747
7939
/* 1714 */    MCD_OPC_ExtractField, 25, 1,  // Inst{25} ...
7940
/* 1717 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1732
7941
/* 1722 */    MCD_OPC_CheckPredicate, 112, 52, 6, 0, // Skip to: 3315
7942
/* 1727 */    MCD_OPC_Decode, 187, 7, 198, 3, // Opcode: BC_NM
7943
/* 1732 */    MCD_OPC_FilterValue, 1, 42, 6, 0, // Skip to: 3315
7944
/* 1737 */    MCD_OPC_CheckPredicate, 112, 37, 6, 0, // Skip to: 3315
7945
/* 1742 */    MCD_OPC_Decode, 151, 7, 198, 3, // Opcode: BALC_NM
7946
/* 1747 */    MCD_OPC_FilterValue, 16, 48, 0, 0, // Skip to: 1800
7947
/* 1752 */    MCD_OPC_ExtractField, 0, 2,  // Inst{1-0} ...
7948
/* 1755 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1770
7949
/* 1760 */    MCD_OPC_CheckPredicate, 112, 14, 6, 0, // Skip to: 3315
7950
/* 1765 */    MCD_OPC_Decode, 255, 5, 199, 3, // Opcode: ADDIUGPW_NM
7951
/* 1770 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 1785
7952
/* 1775 */    MCD_OPC_CheckPredicate, 112, 255, 5, 0, // Skip to: 3315
7953
/* 1780 */    MCD_OPC_Decode, 148, 16, 200, 3, // Opcode: LWGP_NM
7954
/* 1785 */    MCD_OPC_FilterValue, 3, 245, 5, 0, // Skip to: 3315
7955
/* 1790 */    MCD_OPC_CheckPredicate, 112, 240, 5, 0, // Skip to: 3315
7956
/* 1795 */    MCD_OPC_Decode, 145, 23, 200, 3, // Opcode: SWGP_NM
7957
/* 1800 */    MCD_OPC_FilterValue, 17, 123, 0, 0, // Skip to: 1928
7958
/* 1805 */    MCD_OPC_ExtractField, 18, 3,  // Inst{20-18} ...
7959
/* 1808 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1823
7960
/* 1813 */    MCD_OPC_CheckPredicate, 112, 217, 5, 0, // Skip to: 3315
7961
/* 1818 */    MCD_OPC_Decode, 159, 15, 201, 3, // Opcode: LBGP_NM
7962
/* 1823 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 1838
7963
/* 1828 */    MCD_OPC_CheckPredicate, 112, 202, 5, 0, // Skip to: 3315
7964
/* 1833 */    MCD_OPC_Decode, 200, 20, 201, 3, // Opcode: SBGP_NM
7965
/* 1838 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 1853
7966
/* 1843 */    MCD_OPC_CheckPredicate, 112, 187, 5, 0, // Skip to: 3315
7967
/* 1848 */    MCD_OPC_Decode, 162, 15, 201, 3, // Opcode: LBUGP_NM
7968
/* 1853 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 1868
7969
/* 1858 */    MCD_OPC_CheckPredicate, 112, 172, 5, 0, // Skip to: 3315
7970
/* 1863 */    MCD_OPC_Decode, 254, 5, 202, 3, // Opcode: ADDIUGPB_NM
7971
/* 1868 */    MCD_OPC_FilterValue, 4, 33, 0, 0, // Skip to: 1906
7972
/* 1873 */    MCD_OPC_ExtractField, 0, 1,  // Inst{0} ...
7973
/* 1876 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1891
7974
/* 1881 */    MCD_OPC_CheckPredicate, 112, 149, 5, 0, // Skip to: 3315
7975
/* 1886 */    MCD_OPC_Decode, 211, 15, 203, 3, // Opcode: LHGP_NM
7976
/* 1891 */    MCD_OPC_FilterValue, 1, 139, 5, 0, // Skip to: 3315
7977
/* 1896 */    MCD_OPC_CheckPredicate, 112, 134, 5, 0, // Skip to: 3315
7978
/* 1901 */    MCD_OPC_Decode, 214, 15, 203, 3, // Opcode: LHUGP_NM
7979
/* 1906 */    MCD_OPC_FilterValue, 5, 124, 5, 0, // Skip to: 3315
7980
/* 1911 */    MCD_OPC_CheckPredicate, 112, 119, 5, 0, // Skip to: 3315
7981
/* 1916 */    MCD_OPC_CheckField, 0, 1, 0, 112, 5, 0, // Skip to: 3315
7982
/* 1923 */    MCD_OPC_Decode, 153, 21, 203, 3, // Opcode: SHGP_NM
7983
/* 1928 */    MCD_OPC_FilterValue, 18, 65, 0, 0, // Skip to: 1998
7984
/* 1933 */    MCD_OPC_ExtractField, 12, 4,  // Inst{15-12} ...
7985
/* 1936 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 1951
7986
/* 1941 */    MCD_OPC_CheckPredicate, 112, 89, 5, 0, // Skip to: 3315
7987
/* 1946 */    MCD_OPC_Decode, 244, 14, 185, 3, // Opcode: JALRC_NM
7988
/* 1951 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 1966
7989
/* 1956 */    MCD_OPC_CheckPredicate, 112, 74, 5, 0, // Skip to: 3315
7990
/* 1961 */    MCD_OPC_Decode, 241, 14, 185, 3, // Opcode: JALRCHB_NM
7991
/* 1966 */    MCD_OPC_FilterValue, 8, 64, 5, 0, // Skip to: 3315
7992
/* 1971 */    MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 1988
7993
/* 1976 */    MCD_OPC_CheckField, 21, 5, 0, 5, 0, 0, // Skip to: 1988
7994
/* 1983 */    MCD_OPC_Decode, 218, 8, 197, 3, // Opcode: BRSC_NM
7995
/* 1988 */    MCD_OPC_CheckPredicate, 112, 42, 5, 0, // Skip to: 3315
7996
/* 1993 */    MCD_OPC_Decode, 154, 7, 204, 3, // Opcode: BALRSC_NM
7997
/* 1998 */    MCD_OPC_FilterValue, 32, 217, 1, 0, // Skip to: 2476
7998
/* 2003 */    MCD_OPC_ExtractField, 12, 4,  // Inst{15-12} ...
7999
/* 2006 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2021
8000
/* 2011 */    MCD_OPC_CheckPredicate, 112, 19, 5, 0, // Skip to: 3315
8001
/* 2016 */    MCD_OPC_Decode, 170, 19, 205, 3, // Opcode: ORI_NM
8002
/* 2021 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 2036
8003
/* 2026 */    MCD_OPC_CheckPredicate, 112, 4, 5, 0, // Skip to: 3315
8004
/* 2031 */    MCD_OPC_Decode, 179, 24, 205, 3, // Opcode: XORI_NM
8005
/* 2036 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2051
8006
/* 2041 */    MCD_OPC_CheckPredicate, 112, 245, 4, 0, // Skip to: 3315
8007
/* 2046 */    MCD_OPC_Decode, 226, 6, 205, 3, // Opcode: ANDI_NM
8008
/* 2051 */    MCD_OPC_FilterValue, 3, 69, 0, 0, // Skip to: 2125
8009
/* 2056 */    MCD_OPC_ExtractField, 0, 2,  // Inst{1-0} ...
8010
/* 2059 */    MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 2081
8011
/* 2064 */    MCD_OPC_CheckPredicate, 112, 222, 4, 0, // Skip to: 3315
8012
/* 2069 */    MCD_OPC_CheckField, 20, 1, 0, 215, 4, 0, // Skip to: 3315
8013
/* 2076 */    MCD_OPC_Decode, 192, 20, 206, 3, // Opcode: SAVE_NM
8014
/* 2081 */    MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 2103
8015
/* 2086 */    MCD_OPC_CheckPredicate, 112, 200, 4, 0, // Skip to: 3315
8016
/* 2091 */    MCD_OPC_CheckField, 20, 1, 0, 193, 4, 0, // Skip to: 3315
8017
/* 2098 */    MCD_OPC_Decode, 150, 20, 206, 3, // Opcode: RESTORE_NM
8018
/* 2103 */    MCD_OPC_FilterValue, 3, 183, 4, 0, // Skip to: 3315
8019
/* 2108 */    MCD_OPC_CheckPredicate, 112, 178, 4, 0, // Skip to: 3315
8020
/* 2113 */    MCD_OPC_CheckField, 20, 1, 0, 171, 4, 0, // Skip to: 3315
8021
/* 2120 */    MCD_OPC_Decode, 149, 20, 206, 3, // Opcode: RESTOREJRC_NM
8022
/* 2125 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 2140
8023
/* 2130 */    MCD_OPC_CheckPredicate, 112, 156, 4, 0, // Skip to: 3315
8024
/* 2135 */    MCD_OPC_Decode, 242, 21, 205, 3, // Opcode: SLTI_NM
8025
/* 2140 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 2155
8026
/* 2145 */    MCD_OPC_CheckPredicate, 112, 141, 4, 0, // Skip to: 3315
8027
/* 2150 */    MCD_OPC_Decode, 241, 21, 205, 3, // Opcode: SLTIU_NM
8028
/* 2155 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 2170
8029
/* 2160 */    MCD_OPC_CheckPredicate, 112, 126, 4, 0, // Skip to: 3315
8030
/* 2165 */    MCD_OPC_Decode, 141, 21, 205, 3, // Opcode: SEQI_NM
8031
/* 2170 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 2185
8032
/* 2175 */    MCD_OPC_CheckPredicate, 112, 111, 4, 0, // Skip to: 3315
8033
/* 2180 */    MCD_OPC_Decode, 128, 6, 207, 3, // Opcode: ADDIUNEG_NM
8034
/* 2185 */    MCD_OPC_FilterValue, 12, 150, 0, 0, // Skip to: 2340
8035
/* 2190 */    MCD_OPC_ExtractField, 5, 4,  // Inst{8-5} ...
8036
/* 2193 */    MCD_OPC_FilterValue, 0, 97, 0, 0, // Skip to: 2295
8037
/* 2198 */    MCD_OPC_ExtractField, 0, 5,  // Inst{4-0} ...
8038
/* 2201 */    MCD_OPC_FilterValue, 0, 16, 0, 0, // Skip to: 2222
8039
/* 2206 */    MCD_OPC_CheckPredicate, 112, 74, 0, 0, // Skip to: 2285
8040
/* 2211 */    MCD_OPC_CheckField, 16, 10, 0, 67, 0, 0, // Skip to: 2285
8041
/* 2218 */    MCD_OPC_Decode, 149, 19, 10, // Opcode: NOP32_NM
8042
/* 2222 */    MCD_OPC_FilterValue, 3, 16, 0, 0, // Skip to: 2243
8043
/* 2227 */    MCD_OPC_CheckPredicate, 112, 53, 0, 0, // Skip to: 2285
8044
/* 2232 */    MCD_OPC_CheckField, 16, 10, 0, 46, 0, 0, // Skip to: 2285
8045
/* 2239 */    MCD_OPC_Decode, 209, 12, 10, // Opcode: EHB_NM
8046
/* 2243 */    MCD_OPC_FilterValue, 5, 16, 0, 0, // Skip to: 2264
8047
/* 2248 */    MCD_OPC_CheckPredicate, 112, 32, 0, 0, // Skip to: 2285
8048
/* 2253 */    MCD_OPC_CheckField, 16, 10, 0, 25, 0, 0, // Skip to: 2285
8049
/* 2260 */    MCD_OPC_Decode, 184, 19, 10, // Opcode: PAUSE_NM
8050
/* 2264 */    MCD_OPC_FilterValue, 6, 16, 0, 0, // Skip to: 2285
8051
/* 2269 */    MCD_OPC_CheckPredicate, 112, 11, 0, 0, // Skip to: 2285
8052
/* 2274 */    MCD_OPC_CheckField, 21, 5, 0, 4, 0, 0, // Skip to: 2285
8053
/* 2281 */    MCD_OPC_Decode, 181, 23, 87, // Opcode: SYNC_NM
8054
/* 2285 */    MCD_OPC_CheckPredicate, 112, 1, 4, 0, // Skip to: 3315
8055
/* 2290 */    MCD_OPC_Decode, 237, 21, 208, 3, // Opcode: SLL_NM
8056
/* 2295 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2310
8057
/* 2300 */    MCD_OPC_CheckPredicate, 112, 242, 3, 0, // Skip to: 3315
8058
/* 2305 */    MCD_OPC_Decode, 183, 22, 208, 3, // Opcode: SRL_NM
8059
/* 2310 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 2325
8060
/* 2315 */    MCD_OPC_CheckPredicate, 112, 227, 3, 0, // Skip to: 3315
8061
/* 2320 */    MCD_OPC_Decode, 158, 22, 208, 3, // Opcode: SRA_NM
8062
/* 2325 */    MCD_OPC_FilterValue, 6, 217, 3, 0, // Skip to: 3315
8063
/* 2330 */    MCD_OPC_CheckPredicate, 112, 212, 3, 0, // Skip to: 3315
8064
/* 2335 */    MCD_OPC_Decode, 160, 20, 208, 3, // Opcode: ROTR_NM
8065
/* 2340 */    MCD_OPC_FilterValue, 13, 73, 0, 0, // Skip to: 2418
8066
/* 2345 */    MCD_OPC_ExtractField, 5, 1,  // Inst{5} ...
8067
/* 2348 */    MCD_OPC_FilterValue, 0, 194, 3, 0, // Skip to: 3315
8068
/* 2353 */    MCD_OPC_ExtractField, 11, 1,  // Inst{11} ...
8069
/* 2356 */    MCD_OPC_FilterValue, 0, 186, 3, 0, // Skip to: 3315
8070
/* 2361 */    MCD_OPC_ExtractField, 0, 5,  // Inst{4-0} ...
8071
/* 2364 */    MCD_OPC_FilterValue, 24, 17, 0, 0, // Skip to: 2386
8072
/* 2369 */    MCD_OPC_CheckPredicate, 112, 34, 0, 0, // Skip to: 2408
8073
/* 2374 */    MCD_OPC_CheckField, 6, 5, 8, 27, 0, 0, // Skip to: 2408
8074
/* 2381 */    MCD_OPC_Decode, 229, 8, 185, 3, // Opcode: BYTEREVW_NM
8075
/* 2386 */    MCD_OPC_FilterValue, 31, 17, 0, 0, // Skip to: 2408
8076
/* 2391 */    MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 2408
8077
/* 2396 */    MCD_OPC_CheckField, 6, 5, 0, 5, 0, 0, // Skip to: 2408
8078
/* 2403 */    MCD_OPC_Decode, 130, 8, 185, 3, // Opcode: BITREVW_NM
8079
/* 2408 */    MCD_OPC_CheckPredicate, 112, 134, 3, 0, // Skip to: 3315
8080
/* 2413 */    MCD_OPC_Decode, 161, 20, 209, 3, // Opcode: ROTX_NM
8081
/* 2418 */    MCD_OPC_FilterValue, 14, 24, 0, 0, // Skip to: 2447
8082
/* 2423 */    MCD_OPC_CheckPredicate, 112, 119, 3, 0, // Skip to: 3315
8083
/* 2428 */    MCD_OPC_CheckField, 11, 1, 0, 112, 3, 0, // Skip to: 3315
8084
/* 2435 */    MCD_OPC_CheckField, 5, 1, 0, 105, 3, 0, // Skip to: 3315
8085
/* 2442 */    MCD_OPC_Decode, 233, 14, 210, 3, // Opcode: INS_NM
8086
/* 2447 */    MCD_OPC_FilterValue, 15, 95, 3, 0, // Skip to: 3315
8087
/* 2452 */    MCD_OPC_CheckPredicate, 112, 90, 3, 0, // Skip to: 3315
8088
/* 2457 */    MCD_OPC_CheckField, 11, 1, 0, 83, 3, 0, // Skip to: 3315
8089
/* 2464 */    MCD_OPC_CheckField, 5, 1, 0, 76, 3, 0, // Skip to: 3315
8090
/* 2471 */    MCD_OPC_Decode, 129, 13, 211, 3, // Opcode: EXT_NM
8091
/* 2476 */    MCD_OPC_FilterValue, 33, 155, 0, 0, // Skip to: 2636
8092
/* 2481 */    MCD_OPC_ExtractField, 12, 4,  // Inst{15-12} ...
8093
/* 2484 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2499
8094
/* 2489 */    MCD_OPC_CheckPredicate, 112, 53, 3, 0, // Skip to: 3315
8095
/* 2494 */    MCD_OPC_Decode, 172, 15, 212, 3, // Opcode: LB_NM
8096
/* 2499 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 2514
8097
/* 2504 */    MCD_OPC_CheckPredicate, 112, 38, 3, 0, // Skip to: 3315
8098
/* 2509 */    MCD_OPC_Decode, 204, 20, 212, 3, // Opcode: SB_NM
8099
/* 2514 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2529
8100
/* 2519 */    MCD_OPC_CheckPredicate, 112, 23, 3, 0, // Skip to: 3315
8101
/* 2524 */    MCD_OPC_Decode, 167, 15, 212, 3, // Opcode: LBU_NM
8102
/* 2529 */    MCD_OPC_FilterValue, 3, 27, 0, 0, // Skip to: 2561
8103
/* 2534 */    MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 2551
8104
/* 2539 */    MCD_OPC_CheckField, 21, 5, 31, 5, 0, 0, // Skip to: 2551
8105
/* 2546 */    MCD_OPC_Decode, 177, 23, 213, 3, // Opcode: SYNCI_NM
8106
/* 2551 */    MCD_OPC_CheckPredicate, 112, 247, 2, 0, // Skip to: 3315
8107
/* 2556 */    MCD_OPC_Decode, 244, 19, 214, 3, // Opcode: PREF_NM
8108
/* 2561 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 2576
8109
/* 2566 */    MCD_OPC_CheckPredicate, 112, 232, 2, 0, // Skip to: 3315
8110
/* 2571 */    MCD_OPC_Decode, 224, 15, 212, 3, // Opcode: LH_NM
8111
/* 2576 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 2591
8112
/* 2581 */    MCD_OPC_CheckPredicate, 112, 217, 2, 0, // Skip to: 3315
8113
/* 2586 */    MCD_OPC_Decode, 206, 21, 212, 3, // Opcode: SH_NM
8114
/* 2591 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 2606
8115
/* 2596 */    MCD_OPC_CheckPredicate, 112, 202, 2, 0, // Skip to: 3315
8116
/* 2601 */    MCD_OPC_Decode, 217, 15, 212, 3, // Opcode: LHU_NM
8117
/* 2606 */    MCD_OPC_FilterValue, 8, 10, 0, 0, // Skip to: 2621
8118
/* 2611 */    MCD_OPC_CheckPredicate, 112, 187, 2, 0, // Skip to: 3315
8119
/* 2616 */    MCD_OPC_Decode, 181, 16, 212, 3, // Opcode: LW_NM
8120
/* 2621 */    MCD_OPC_FilterValue, 9, 177, 2, 0, // Skip to: 3315
8121
/* 2626 */    MCD_OPC_CheckPredicate, 112, 172, 2, 0, // Skip to: 3315
8122
/* 2631 */    MCD_OPC_Decode, 171, 23, 212, 3, // Opcode: SW_NM
8123
/* 2636 */    MCD_OPC_FilterValue, 34, 48, 0, 0, // Skip to: 2689
8124
/* 2641 */    MCD_OPC_ExtractField, 14, 2,  // Inst{15-14} ...
8125
/* 2644 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2659
8126
/* 2649 */    MCD_OPC_CheckPredicate, 112, 149, 2, 0, // Skip to: 3315
8127
/* 2654 */    MCD_OPC_Decode, 194, 7, 215, 3, // Opcode: BEQC_NM
8128
/* 2659 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2674
8129
/* 2664 */    MCD_OPC_CheckPredicate, 112, 134, 2, 0, // Skip to: 3315
8130
/* 2669 */    MCD_OPC_Decode, 212, 7, 215, 3, // Opcode: BGEC_NM
8131
/* 2674 */    MCD_OPC_FilterValue, 3, 124, 2, 0, // Skip to: 3315
8132
/* 2679 */    MCD_OPC_CheckPredicate, 112, 119, 2, 0, // Skip to: 3315
8133
/* 2684 */    MCD_OPC_Decode, 218, 7, 215, 3, // Opcode: BGEUC_NM
8134
/* 2689 */    MCD_OPC_FilterValue, 41, 146, 1, 0, // Skip to: 3096
8135
/* 2694 */    MCD_OPC_ExtractField, 8, 4,  // Inst{11-8} ...
8136
/* 2697 */    MCD_OPC_FilterValue, 0, 78, 0, 0, // Skip to: 2780
8137
/* 2702 */    MCD_OPC_ExtractField, 12, 3,  // Inst{14-12} ...
8138
/* 2705 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2720
8139
/* 2710 */    MCD_OPC_CheckPredicate, 112, 88, 2, 0, // Skip to: 3315
8140
/* 2715 */    MCD_OPC_Decode, 173, 15, 216, 3, // Opcode: LBs9_NM
8141
/* 2720 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 2735
8142
/* 2725 */    MCD_OPC_CheckPredicate, 112, 73, 2, 0, // Skip to: 3315
8143
/* 2730 */    MCD_OPC_Decode, 168, 15, 216, 3, // Opcode: LBUs9_NM
8144
/* 2735 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2750
8145
/* 2740 */    MCD_OPC_CheckPredicate, 112, 58, 2, 0, // Skip to: 3315
8146
/* 2745 */    MCD_OPC_Decode, 225, 15, 216, 3, // Opcode: LHs9_NM
8147
/* 2750 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 2765
8148
/* 2755 */    MCD_OPC_CheckPredicate, 112, 43, 2, 0, // Skip to: 3315
8149
/* 2760 */    MCD_OPC_Decode, 218, 15, 216, 3, // Opcode: LHUs9_NM
8150
/* 2765 */    MCD_OPC_FilterValue, 4, 33, 2, 0, // Skip to: 3315
8151
/* 2770 */    MCD_OPC_CheckPredicate, 112, 28, 2, 0, // Skip to: 3315
8152
/* 2775 */    MCD_OPC_Decode, 182, 16, 216, 3, // Opcode: LWs9_NM
8153
/* 2780 */    MCD_OPC_FilterValue, 1, 56, 0, 0, // Skip to: 2841
8154
/* 2785 */    MCD_OPC_ExtractField, 12, 3,  // Inst{14-12} ...
8155
/* 2788 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2803
8156
/* 2793 */    MCD_OPC_CheckPredicate, 112, 5, 2, 0, // Skip to: 3315
8157
/* 2798 */    MCD_OPC_Decode, 146, 24, 141, 1, // Opcode: UALH_NM
8158
/* 2803 */    MCD_OPC_FilterValue, 5, 251, 1, 0, // Skip to: 3315
8159
/* 2808 */    MCD_OPC_ExtractField, 0, 2,  // Inst{1-0} ...
8160
/* 2811 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2826
8161
/* 2816 */    MCD_OPC_CheckPredicate, 112, 238, 1, 0, // Skip to: 3315
8162
/* 2821 */    MCD_OPC_Decode, 245, 15, 217, 3, // Opcode: LL_NM
8163
/* 2826 */    MCD_OPC_FilterValue, 1, 228, 1, 0, // Skip to: 3315
8164
/* 2831 */    MCD_OPC_CheckPredicate, 112, 223, 1, 0, // Skip to: 3315
8165
/* 2836 */    MCD_OPC_Decode, 242, 15, 218, 3, // Opcode: LLWP_NM
8166
/* 2841 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 2856
8167
/* 2846 */    MCD_OPC_CheckPredicate, 112, 208, 1, 0, // Skip to: 3315
8168
/* 2851 */    MCD_OPC_Decode, 157, 16, 219, 3, // Opcode: LWM_NM
8169
/* 2856 */    MCD_OPC_FilterValue, 5, 27, 0, 0, // Skip to: 2888
8170
/* 2861 */    MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 2878
8171
/* 2866 */    MCD_OPC_CheckField, 12, 3, 1, 5, 0, 0, // Skip to: 2878
8172
/* 2873 */    MCD_OPC_Decode, 148, 24, 141, 1, // Opcode: UALW_NM
8173
/* 2878 */    MCD_OPC_CheckPredicate, 112, 176, 1, 0, // Skip to: 3315
8174
/* 2883 */    MCD_OPC_Decode, 147, 24, 219, 3, // Opcode: UALWM_NM
8175
/* 2888 */    MCD_OPC_FilterValue, 8, 80, 0, 0, // Skip to: 2973
8176
/* 2893 */    MCD_OPC_ExtractField, 12, 3,  // Inst{14-12} ...
8177
/* 2896 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 2911
8178
/* 2901 */    MCD_OPC_CheckPredicate, 112, 153, 1, 0, // Skip to: 3315
8179
/* 2906 */    MCD_OPC_Decode, 205, 20, 216, 3, // Opcode: SBs9_NM
8180
/* 2911 */    MCD_OPC_FilterValue, 1, 27, 0, 0, // Skip to: 2943
8181
/* 2916 */    MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 2933
8182
/* 2921 */    MCD_OPC_CheckField, 21, 5, 31, 5, 0, 0, // Skip to: 2933
8183
/* 2928 */    MCD_OPC_Decode, 178, 23, 220, 3, // Opcode: SYNCIs9_NM
8184
/* 2933 */    MCD_OPC_CheckPredicate, 112, 121, 1, 0, // Skip to: 3315
8185
/* 2938 */    MCD_OPC_Decode, 246, 19, 221, 3, // Opcode: PREFs9_NM
8186
/* 2943 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2958
8187
/* 2948 */    MCD_OPC_CheckPredicate, 112, 106, 1, 0, // Skip to: 3315
8188
/* 2953 */    MCD_OPC_Decode, 207, 21, 216, 3, // Opcode: SHs9_NM
8189
/* 2958 */    MCD_OPC_FilterValue, 4, 96, 1, 0, // Skip to: 3315
8190
/* 2963 */    MCD_OPC_CheckPredicate, 112, 91, 1, 0, // Skip to: 3315
8191
/* 2968 */    MCD_OPC_Decode, 172, 23, 216, 3, // Opcode: SWs9_NM
8192
/* 2973 */    MCD_OPC_FilterValue, 9, 71, 0, 0, // Skip to: 3049
8193
/* 2978 */    MCD_OPC_ExtractField, 12, 3,  // Inst{14-12} ...
8194
/* 2981 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 2996
8195
/* 2986 */    MCD_OPC_CheckPredicate, 112, 68, 1, 0, // Skip to: 3315
8196
/* 2991 */    MCD_OPC_Decode, 149, 24, 141, 1, // Opcode: UASH_NM
8197
/* 2996 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 3011
8198
/* 3001 */    MCD_OPC_CheckPredicate, 112, 53, 1, 0, // Skip to: 3315
8199
/* 3006 */    MCD_OPC_Decode, 251, 8, 221, 3, // Opcode: CACHE_NM
8200
/* 3011 */    MCD_OPC_FilterValue, 5, 43, 1, 0, // Skip to: 3315
8201
/* 3016 */    MCD_OPC_ExtractField, 0, 2,  // Inst{1-0} ...
8202
/* 3019 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 3034
8203
/* 3024 */    MCD_OPC_CheckPredicate, 112, 30, 1, 0, // Skip to: 3315
8204
/* 3029 */    MCD_OPC_Decode, 216, 20, 222, 3, // Opcode: SC_NM
8205
/* 3034 */    MCD_OPC_FilterValue, 1, 20, 1, 0, // Skip to: 3315
8206
/* 3039 */    MCD_OPC_CheckPredicate, 112, 15, 1, 0, // Skip to: 3315
8207
/* 3044 */    MCD_OPC_Decode, 213, 20, 223, 3, // Opcode: SCWP_NM
8208
/* 3049 */    MCD_OPC_FilterValue, 12, 10, 0, 0, // Skip to: 3064
8209
/* 3054 */    MCD_OPC_CheckPredicate, 112, 0, 1, 0, // Skip to: 3315
8210
/* 3059 */    MCD_OPC_Decode, 154, 23, 219, 3, // Opcode: SWM_NM
8211
/* 3064 */    MCD_OPC_FilterValue, 13, 246, 0, 0, // Skip to: 3315
8212
/* 3069 */    MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 3086
8213
/* 3074 */    MCD_OPC_CheckField, 12, 3, 1, 5, 0, 0, // Skip to: 3086
8214
/* 3081 */    MCD_OPC_Decode, 151, 24, 141, 1, // Opcode: UASW_NM
8215
/* 3086 */    MCD_OPC_CheckPredicate, 112, 224, 0, 0, // Skip to: 3315
8216
/* 3091 */    MCD_OPC_Decode, 150, 24, 219, 3, // Opcode: UASWM_NM
8217
/* 3096 */    MCD_OPC_FilterValue, 42, 48, 0, 0, // Skip to: 3149
8218
/* 3101 */    MCD_OPC_ExtractField, 14, 2,  // Inst{15-14} ...
8219
/* 3104 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 3119
8220
/* 3109 */    MCD_OPC_CheckPredicate, 112, 201, 0, 0, // Skip to: 3315
8221
/* 3114 */    MCD_OPC_Decode, 176, 8, 215, 3, // Opcode: BNEC_NM
8222
/* 3119 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 3134
8223
/* 3124 */    MCD_OPC_CheckPredicate, 112, 186, 0, 0, // Skip to: 3315
8224
/* 3129 */    MCD_OPC_Decode, 146, 8, 215, 3, // Opcode: BLTC_NM
8225
/* 3134 */    MCD_OPC_FilterValue, 3, 176, 0, 0, // Skip to: 3315
8226
/* 3139 */    MCD_OPC_CheckPredicate, 112, 171, 0, 0, // Skip to: 3315
8227
/* 3144 */    MCD_OPC_Decode, 152, 8, 215, 3, // Opcode: BLTUC_NM
8228
/* 3149 */    MCD_OPC_FilterValue, 50, 123, 0, 0, // Skip to: 3277
8229
/* 3154 */    MCD_OPC_ExtractField, 18, 3,  // Inst{20-18} ...
8230
/* 3157 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 3172
8231
/* 3162 */    MCD_OPC_CheckPredicate, 112, 148, 0, 0, // Skip to: 3315
8232
/* 3167 */    MCD_OPC_Decode, 196, 7, 224, 3, // Opcode: BEQIC_NM
8233
/* 3172 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 3187
8234
/* 3177 */    MCD_OPC_CheckPredicate, 112, 133, 0, 0, // Skip to: 3315
8235
/* 3182 */    MCD_OPC_Decode, 155, 7, 225, 3, // Opcode: BBEQZC_NM
8236
/* 3187 */    MCD_OPC_FilterValue, 2, 10, 0, 0, // Skip to: 3202
8237
/* 3192 */    MCD_OPC_CheckPredicate, 112, 118, 0, 0, // Skip to: 3315
8238
/* 3197 */    MCD_OPC_Decode, 213, 7, 224, 3, // Opcode: BGEIC_NM
8239
/* 3202 */    MCD_OPC_FilterValue, 3, 10, 0, 0, // Skip to: 3217
8240
/* 3207 */    MCD_OPC_CheckPredicate, 112, 103, 0, 0, // Skip to: 3315
8241
/* 3212 */    MCD_OPC_Decode, 214, 7, 224, 3, // Opcode: BGEIUC_NM
8242
/* 3217 */    MCD_OPC_FilterValue, 4, 10, 0, 0, // Skip to: 3232
8243
/* 3222 */    MCD_OPC_CheckPredicate, 112, 88, 0, 0, // Skip to: 3315
8244
/* 3227 */    MCD_OPC_Decode, 186, 8, 224, 3, // Opcode: BNEIC_NM
8245
/* 3232 */    MCD_OPC_FilterValue, 5, 10, 0, 0, // Skip to: 3247
8246
/* 3237 */    MCD_OPC_CheckPredicate, 112, 73, 0, 0, // Skip to: 3315
8247
/* 3242 */    MCD_OPC_Decode, 160, 7, 225, 3, // Opcode: BBNEZC_NM
8248
/* 3247 */    MCD_OPC_FilterValue, 6, 10, 0, 0, // Skip to: 3262
8249
/* 3252 */    MCD_OPC_CheckPredicate, 112, 58, 0, 0, // Skip to: 3315
8250
/* 3257 */    MCD_OPC_Decode, 147, 8, 224, 3, // Opcode: BLTIC_NM
8251
/* 3262 */    MCD_OPC_FilterValue, 7, 48, 0, 0, // Skip to: 3315
8252
/* 3267 */    MCD_OPC_CheckPredicate, 112, 43, 0, 0, // Skip to: 3315
8253
/* 3272 */    MCD_OPC_Decode, 148, 8, 224, 3, // Opcode: BLTIUC_NM
8254
/* 3277 */    MCD_OPC_FilterValue, 56, 33, 0, 0, // Skip to: 3315
8255
/* 3282 */    MCD_OPC_ExtractField, 1, 1,  // Inst{1} ...
8256
/* 3285 */    MCD_OPC_FilterValue, 0, 10, 0, 0, // Skip to: 3300
8257
/* 3290 */    MCD_OPC_CheckPredicate, 112, 20, 0, 0, // Skip to: 3315
8258
/* 3295 */    MCD_OPC_Decode, 252, 15, 226, 3, // Opcode: LUI_NM
8259
/* 3300 */    MCD_OPC_FilterValue, 1, 10, 0, 0, // Skip to: 3315
8260
/* 3305 */    MCD_OPC_CheckPredicate, 112, 5, 0, 0, // Skip to: 3315
8261
/* 3310 */    MCD_OPC_Decode, 215, 6, 226, 3, // Opcode: ALUIPC_NM
8262
/* 3315 */    MCD_OPC_Fail,
8263
  0
8264
};
8265
8266
static const uint8_t DecoderTableNanoMips48[] = {
8267
/* 0 */       MCD_OPC_ExtractField, 32, 5,  // Inst{36-32} ...
8268
/* 3 */       MCD_OPC_FilterValue, 0, 17, 0, 0, // Skip to: 25
8269
/* 8 */       MCD_OPC_CheckPredicate, 112, 122, 0, 0, // Skip to: 135
8270
/* 13 */      MCD_OPC_CheckField, 42, 6, 24, 115, 0, 0, // Skip to: 135
8271
/* 20 */      MCD_OPC_Decode, 234, 15, 227, 3, // Opcode: LI48_NM
8272
/* 25 */      MCD_OPC_FilterValue, 1, 17, 0, 0, // Skip to: 47
8273
/* 30 */      MCD_OPC_CheckPredicate, 112, 100, 0, 0, // Skip to: 135
8274
/* 35 */      MCD_OPC_CheckField, 42, 6, 24, 93, 0, 0, // Skip to: 135
8275
/* 42 */      MCD_OPC_Decode, 252, 5, 228, 3, // Opcode: ADDIU48_NM
8276
/* 47 */      MCD_OPC_FilterValue, 2, 17, 0, 0, // Skip to: 69
8277
/* 52 */      MCD_OPC_CheckPredicate, 112, 78, 0, 0, // Skip to: 135
8278
/* 57 */      MCD_OPC_CheckField, 42, 6, 24, 71, 0, 0, // Skip to: 135
8279
/* 64 */      MCD_OPC_Decode, 253, 5, 229, 3, // Opcode: ADDIUGP48_NM
8280
/* 69 */      MCD_OPC_FilterValue, 3, 17, 0, 0, // Skip to: 91
8281
/* 74 */      MCD_OPC_CheckPredicate, 112, 56, 0, 0, // Skip to: 135
8282
/* 79 */      MCD_OPC_CheckField, 42, 6, 24, 49, 0, 0, // Skip to: 135
8283
/* 86 */      MCD_OPC_Decode, 153, 15, 230, 3, // Opcode: LAPC48_NM
8284
/* 91 */      MCD_OPC_FilterValue, 11, 17, 0, 0, // Skip to: 113
8285
/* 96 */      MCD_OPC_CheckPredicate, 112, 34, 0, 0, // Skip to: 135
8286
/* 101 */     MCD_OPC_CheckField, 42, 6, 24, 27, 0, 0, // Skip to: 135
8287
/* 108 */     MCD_OPC_Decode, 160, 16, 230, 3, // Opcode: LWPC_NM
8288
/* 113 */     MCD_OPC_FilterValue, 15, 17, 0, 0, // Skip to: 135
8289
/* 118 */     MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 135
8290
/* 123 */     MCD_OPC_CheckField, 42, 6, 24, 5, 0, 0, // Skip to: 135
8291
/* 130 */     MCD_OPC_Decode, 155, 23, 230, 3, // Opcode: SWPC_NM
8292
/* 135 */     MCD_OPC_Fail,
8293
  0
8294
};
8295
8296
static const uint8_t DecoderTableNanoMips_Conflict_Space16[] = {
8297
/* 0 */       MCD_OPC_CheckPredicate, 112, 12, 0, 0, // Skip to: 17
8298
/* 5 */       MCD_OPC_CheckField, 10, 6, 54, 5, 0, 0, // Skip to: 17
8299
/* 12 */      MCD_OPC_Decode, 173, 8, 173, 3, // Opcode: BNEC16_NM
8300
/* 17 */      MCD_OPC_Fail,
8301
  0
8302
};
8303
8304
72.0k
static bool checkDecoderPredicate(MCInst *Inst, unsigned Idx) {
8305
72.0k
  switch (Idx) {
8306
0
  default: /* llvm_unreachable("Invalid index!"); */
8307
0
  case 0:
8308
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16));
8309
0
  case 1:
8310
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureCnMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8311
0
  case 2:
8312
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureCnMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8313
0
  case 3:
8314
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureCnMips));
8315
0
  case 4:
8316
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureCnMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8317
0
  case 5:
8318
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureCnMipsP));
8319
6.89k
  case 6:
8320
6.89k
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6));
8321
8.25k
  case 7:
8322
8.25k
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8323
1
  case 8:
8324
1
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureDSP));
8325
4
  case 9:
8326
4
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureDSPR2));
8327
0
  case 10:
8328
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r5) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureVirt));
8329
0
  case 11:
8330
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureDSPR3));
8331
0
  case 12:
8332
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureDSP));
8333
3
  case 13:
8334
3
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8335
1
  case 14:
8336
1
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNoMadd4));
8337
0
  case 15:
8338
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8339
0
  case 16:
8340
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNoMadd4));
8341
0
  case 17:
8342
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8343
9
  case 18:
8344
9
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8345
22
  case 19:
8346
22
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8347
214
  case 20:
8348
214
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8349
0
  case 21:
8350
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureEVA));
8351
0
  case 22:
8352
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureEVA));
8353
8
  case 23:
8354
8
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8355
3.84k
  case 24:
8356
3.84k
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6));
8357
0
  case 25:
8358
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureGINV));
8359
2
  case 26:
8360
2
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8361
16.0k
  case 27:
8362
16.0k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8363
85
  case 28:
8364
85
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8365
405
  case 29:
8366
405
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8367
7.02k
  case 30:
8368
7.02k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMSA));
8369
3.70k
  case 31:
8370
3.70k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8371
0
  case 32:
8372
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6));
8373
24
  case 33:
8374
24
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureUseIndirectJumpsHazard) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8375
238
  case 34:
8376
238
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32));
8377
289
  case 35:
8378
289
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8379
2.14k
  case 36:
8380
2.14k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8381
1.04k
  case 37:
8382
1.04k
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureDSP));
8383
128
  case 38:
8384
128
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMSA) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64));
8385
1.72k
  case 39:
8386
1.72k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8387
15
  case 40:
8388
15
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureDSP) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8389
20
  case 41:
8390
20
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r5) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureVirt) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8391
43
  case 42:
8392
43
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMT) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8393
21
  case 43:
8394
21
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3_32) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8395
5
  case 44:
8396
5
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r2) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureEVA) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8397
0
  case 45:
8398
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r5) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8399
4
  case 46:
8400
4
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8401
391
  case 47:
8402
391
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8403
11
  case 48:
8404
11
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8405
30
  case 49:
8406
30
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8407
603
  case 50:
8408
603
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8409
205
  case 51:
8410
205
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8411
56
  case 52:
8412
56
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8413
0
  case 53:
8414
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8415
0
  case 54:
8416
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8417
58
  case 55:
8418
58
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8419
20
  case 56:
8420
20
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8421
354
  case 57:
8422
354
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8423
189
  case 58:
8424
189
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8425
0
  case 59:
8426
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8427
17
  case 60:
8428
17
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8429
53
  case 61:
8430
53
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8431
13
  case 62:
8432
13
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8433
19
  case 63:
8434
19
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips5_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8435
39
  case 64:
8436
39
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNoMadd4));
8437
8
  case 65:
8438
8
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNoMadd4));
8439
28
  case 66:
8440
28
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNoMadd4) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8441
2
  case 67:
8442
2
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNoMadd4) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8443
522
  case 68:
8444
522
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8445
96
  case 69:
8446
96
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureDSPR2));
8447
1
  case 70:
8448
1
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureEVA) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8449
350
  case 71:
8450
350
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3_32) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8451
446
  case 72:
8452
446
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeaturePTR64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8453
0
  case 73:
8454
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeaturePTR64Bit) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8455
0
  case 74:
8456
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeaturePTR64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8457
1.57k
  case 75:
8458
1.57k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6));
8459
5.74k
  case 76:
8460
5.74k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8461
30
  case 77:
8462
30
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8463
1
  case 78:
8464
1
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureGP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8465
556
  case 79:
8466
556
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8467
0
  case 80:
8468
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureCRC) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8469
0
  case 81:
8470
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureCRC) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8471
88
  case 82:
8472
88
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeaturePTR64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8473
0
  case 83:
8474
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureGINV) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8475
3
  case 84:
8476
3
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6));
8477
0
  case 85:
8478
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureGP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6));
8479
0
  case 86:
8480
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureGP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6));
8481
0
  case 87:
8482
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeaturePTR64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8483
22
  case 88:
8484
22
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8485
17
  case 89:
8486
17
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeaturePTR64Bit));
8487
264
  case 90:
8488
264
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8489
1.95k
  case 91:
8490
1.95k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8491
293
  case 92:
8492
293
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8493
79
  case 93:
8494
79
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureGP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3));
8495
3
  case 94:
8496
3
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r5) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureVirt));
8497
1.69k
  case 95:
8498
1.69k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6));
8499
38
  case 96:
8500
38
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureGP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8501
0
  case 97:
8502
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureDSP));
8503
784
  case 98:
8504
784
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8505
21
  case 99:
8506
21
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8507
59
  case 100:
8508
59
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8509
1.16k
  case 101:
8510
1.16k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8511
0
  case 102:
8512
0
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3_32) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8513
1.20k
  case 103:
8514
1.20k
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8515
2
  case 104:
8516
2
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8517
42
  case 105:
8518
42
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3D));
8519
1
  case 106:
8520
1
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips3_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8521
179
  case 107:
8522
179
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8523
135
  case 108:
8524
135
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat));
8525
225
  case 109:
8526
225
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips5_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8527
9
  case 110:
8528
9
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNoMadd4));
8529
94
  case 111:
8530
94
    return (!Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips16) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureFP64Bit) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips4_32r2) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips32r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMips64r6) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureSoftFloat) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNoMadd4) && !Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMicroMips));
8531
0
  case 112:
8532
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips));
8533
0
  case 113:
8534
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureMT));
8535
0
  case 114:
8536
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureCRC));
8537
0
  case 115:
8538
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureTLB));
8539
0
  case 116:
8540
0
    return (Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureNanoMips) && Mips_getFeatureBits(Inst->csh->mode, Mips_FeatureGINV));
8541
72.0k
  }
8542
72.0k
}
8543
8544
#define DecodeToMCInst(fname, fieldname, InsnType) \
8545
static DecodeStatus fname(DecodeStatus S, unsigned Idx, InsnType insn, MCInst *MI, \
8546
68.2k
    uint64_t Address, const void *Decoder, bool *DecodeComplete) \
8547
68.2k
{ \
8548
68.2k
  *DecodeComplete = true; \
8549
68.2k
  InsnType tmp; \
8550
68.2k
  switch (Idx) { \
8551
0
  default: /* llvm_unreachable("Invalid index!"); */ \
8552
0
  case 0: \
8553
0
    tmp = fieldname(insn, 0, 11); \
8554
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8555
0
    return S; \
8556
0
  case 1: \
8557
0
    tmp = fieldname(insn, 8, 3); \
8558
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8559
0
    tmp = fieldname(insn, 0, 8); \
8560
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8561
0
    return S; \
8562
0
  case 2: \
8563
0
    tmp = fieldname(insn, 8, 3); \
8564
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8565
0
    tmp = fieldname(insn, 8, 3); \
8566
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8567
0
    tmp = fieldname(insn, 0, 8); \
8568
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8569
0
    return S; \
8570
0
  case 3: \
8571
0
    tmp = fieldname(insn, 8, 3); \
8572
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8573
0
    tmp = fieldname(insn, 0, 8); \
8574
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8575
0
    return S; \
8576
0
  case 4: \
8577
0
    tmp = fieldname(insn, 0, 8); \
8578
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8579
0
    return S; \
8580
0
  case 5: \
8581
0
    tmp = 0x0; \
8582
0
    tmp |= fieldname(insn, 3, 2) << 3; \
8583
0
    tmp |= fieldname(insn, 5, 3) << 0; \
8584
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8585
0
    tmp = fieldname(insn, 0, 3); \
8586
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8587
0
    return S; \
8588
0
  case 6: \
8589
0
    tmp = fieldname(insn, 4, 4); \
8590
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8591
0
    tmp = fieldname(insn, 0, 4); \
8592
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8593
0
    return S; \
8594
0
  case 7: \
8595
0
    tmp = fieldname(insn, 8, 3); \
8596
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8597
0
    tmp = fieldname(insn, 0, 8); \
8598
0
    MCOperand_CreateImm0(MI, tmp); \
8599
0
    return S; \
8600
0
  case 8: \
8601
0
    tmp = fieldname(insn, 2, 3); \
8602
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8603
0
    tmp = fieldname(insn, 8, 3); \
8604
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8605
0
    tmp = fieldname(insn, 5, 3); \
8606
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8607
0
    return S; \
8608
0
  case 9: \
8609
0
    tmp = fieldname(insn, 8, 3); \
8610
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8611
0
    return S; \
8612
78
  case 10: \
8613
78
    return S; \
8614
0
  case 11: \
8615
0
    tmp = fieldname(insn, 8, 3); \
8616
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8617
0
    tmp = fieldname(insn, 5, 3); \
8618
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8619
0
    return S; \
8620
0
  case 12: \
8621
0
    tmp = fieldname(insn, 8, 3); \
8622
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8623
0
    tmp = fieldname(insn, 8, 3); \
8624
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8625
0
    tmp = fieldname(insn, 5, 3); \
8626
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8627
0
    return S; \
8628
0
  case 13: \
8629
0
    tmp = fieldname(insn, 8, 3); \
8630
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8631
0
    tmp = fieldname(insn, 8, 3); \
8632
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8633
0
    return S; \
8634
0
  case 14: \
8635
0
    tmp = fieldname(insn, 8, 3); \
8636
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8637
0
    tmp = 0x0; \
8638
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8639
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8640
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8641
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8642
0
    return S; \
8643
0
  case 15: \
8644
0
    tmp = 0x0; \
8645
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8646
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8647
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8648
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8649
0
    return S; \
8650
0
  case 16: \
8651
0
    tmp = fieldname(insn, 8, 3); \
8652
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8653
0
    tmp = 0x0; \
8654
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8655
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8656
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8657
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8658
0
    return S; \
8659
0
  case 17: \
8660
0
    tmp = fieldname(insn, 8, 3); \
8661
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8662
0
    tmp = fieldname(insn, 5, 3); \
8663
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8664
0
    tmp = 0x0; \
8665
0
    tmp |= fieldname(insn, 21, 1) << 5; \
8666
0
    tmp |= fieldname(insn, 22, 5) << 0; \
8667
0
    MCOperand_CreateImm0(MI, tmp); \
8668
0
    return S; \
8669
0
  case 18: \
8670
0
    tmp = 0x0; \
8671
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8672
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8673
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8674
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8675
0
    return S; \
8676
0
  case 19: \
8677
0
    if (!Check(&S, DecodeFIXMEInstruction(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8678
0
    return S; \
8679
0
  case 20: \
8680
0
    tmp = fieldname(insn, 8, 3); \
8681
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8682
0
    tmp = 0x0; \
8683
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8684
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8685
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8686
0
    MCOperand_CreateImm0(MI, tmp); \
8687
0
    return S; \
8688
0
  case 21: \
8689
0
    if (!Check(&S, DecodeFMem3(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8690
0
    return S; \
8691
0
  case 22: \
8692
0
    tmp = fieldname(insn, 16, 5); \
8693
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8694
0
    tmp = fieldname(insn, 0, 16); \
8695
0
    MCOperand_CreateImm0(MI, tmp); \
8696
0
    return S; \
8697
94
  case 23: \
8698
94
    tmp = fieldname(insn, 11, 5); \
8699
94
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8700
94
    tmp = fieldname(insn, 21, 5); \
8701
94
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8702
94
    tmp = fieldname(insn, 16, 5); \
8703
94
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8704
94
    return S; \
8705
94
  case 24: \
8706
0
    tmp = fieldname(insn, 21, 5); \
8707
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8708
0
    return S; \
8709
240
  case 25: \
8710
240
    tmp = fieldname(insn, 11, 5); \
8711
240
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8712
240
    tmp = fieldname(insn, 21, 5); \
8713
240
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8714
240
    return S; \
8715
240
  case 26: \
8716
0
    tmp = fieldname(insn, 11, 5); \
8717
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8718
0
    tmp = fieldname(insn, 21, 5); \
8719
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8720
0
    return S; \
8721
0
  case 27: \
8722
0
    tmp = fieldname(insn, 16, 5); \
8723
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8724
0
    tmp = fieldname(insn, 21, 5); \
8725
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8726
0
    tmp = fieldname(insn, 6, 10); \
8727
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_10_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8728
0
    return S; \
8729
0
  case 28: \
8730
0
    tmp = fieldname(insn, 16, 5); \
8731
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8732
0
    tmp = fieldname(insn, 21, 5); \
8733
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8734
0
    tmp = fieldname(insn, 6, 5); \
8735
0
    MCOperand_CreateImm0(MI, tmp); \
8736
0
    tmp = fieldname(insn, 11, 5); \
8737
0
    MCOperand_CreateImm0(MI, tmp); \
8738
0
    return S; \
8739
0
  case 29: \
8740
0
    tmp = fieldname(insn, 21, 5); \
8741
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8742
0
    tmp = fieldname(insn, 16, 5); \
8743
0
    MCOperand_CreateImm0(MI, tmp); \
8744
0
    tmp = fieldname(insn, 0, 16); \
8745
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8746
0
    return S; \
8747
0
  case 30: \
8748
0
    tmp = fieldname(insn, 16, 5); \
8749
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8750
0
    tmp = fieldname(insn, 21, 5); \
8751
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8752
0
    return S; \
8753
260
  case 31: \
8754
260
    tmp = fieldname(insn, 7, 3); \
8755
260
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8756
260
    tmp = fieldname(insn, 1, 3); \
8757
260
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8758
260
    tmp = fieldname(insn, 4, 3); \
8759
260
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8760
260
    return S; \
8761
2.80k
  case 32: \
8762
2.80k
    if (!Check(&S, DecodeMemMMImm4(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8763
2.80k
    return S; \
8764
2.80k
  case 33: \
8765
1.25k
    tmp = fieldname(insn, 5, 5); \
8766
1.25k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8767
1.25k
    tmp = fieldname(insn, 0, 5); \
8768
1.25k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8769
1.25k
    return S; \
8770
1.25k
  case 34: \
8771
231
    tmp = fieldname(insn, 7, 3); \
8772
231
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8773
231
    tmp = fieldname(insn, 4, 3); \
8774
231
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8775
231
    tmp = fieldname(insn, 1, 3); \
8776
231
    if (!Check(&S, DecodePOOL16BEncodedField(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8777
231
    return S; \
8778
301
  case 35: \
8779
301
    tmp = fieldname(insn, 7, 3); \
8780
301
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8781
301
    tmp = fieldname(insn, 4, 3); \
8782
301
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8783
301
    tmp = fieldname(insn, 0, 4); \
8784
301
    if (!Check(&S, DecodeANDI16Imm(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8785
301
    return S; \
8786
813
  case 36: \
8787
813
    tmp = fieldname(insn, 3, 3); \
8788
813
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8789
813
    tmp = fieldname(insn, 0, 3); \
8790
813
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8791
813
    return S; \
8792
813
  case 37: \
8793
386
    tmp = fieldname(insn, 3, 3); \
8794
386
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8795
386
    tmp = fieldname(insn, 0, 3); \
8796
386
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8797
386
    tmp = fieldname(insn, 3, 3); \
8798
386
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8799
386
    return S; \
8800
386
  case 38: \
8801
177
    if (!Check(&S, DecodeMemMMReglistImm4Lsl2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8802
177
    return S; \
8803
177
  case 39: \
8804
160
    tmp = fieldname(insn, 0, 5); \
8805
160
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8806
160
    return S; \
8807
160
  case 40: \
8808
17
    tmp = fieldname(insn, 0, 4); \
8809
17
    MCOperand_CreateImm0(MI, tmp); \
8810
17
    return S; \
8811
160
  case 41: \
8812
59
    tmp = fieldname(insn, 0, 5); \
8813
59
    if (!Check(&S, DecodeUImmWithOffsetAndScale_5_0_4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8814
59
    return S; \
8815
309
  case 42: \
8816
309
    if (!Check(&S, DecodeMemMMSPImm5Lsl2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8817
309
    return S; \
8818
309
  case 43: \
8819
252
    tmp = fieldname(insn, 5, 5); \
8820
252
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8821
252
    tmp = fieldname(insn, 5, 5); \
8822
252
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8823
252
    tmp = fieldname(insn, 1, 4); \
8824
252
    if (!Check(&S, DecodeSImmWithOffsetAndScale_4_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8825
252
    return S; \
8826
702
  case 44: \
8827
702
    tmp = fieldname(insn, 1, 9); \
8828
702
    if (!Check(&S, DecodeSimm9SP(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8829
702
    return S; \
8830
702
  case 45: \
8831
307
    if (!Check(&S, DecodeMemMMGPImm7Lsl2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8832
307
    return S; \
8833
850
  case 46: \
8834
850
    tmp = fieldname(insn, 7, 3); \
8835
850
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8836
850
    tmp = fieldname(insn, 4, 3); \
8837
850
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8838
850
    tmp = fieldname(insn, 1, 3); \
8839
850
    if (!Check(&S, DecodeAddiur2Simm7(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8840
850
    return S; \
8841
850
  case 47: \
8842
241
    tmp = fieldname(insn, 7, 3); \
8843
241
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8844
241
    tmp = fieldname(insn, 1, 6); \
8845
241
    if (!Check(&S, DecodeUImmWithOffsetAndScale_6_0_4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8846
241
    return S; \
8847
241
  case 48: \
8848
113
    if (!Check(&S, DecodeMovePOperands(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8849
113
    return S; \
8850
681
  case 49: \
8851
681
    tmp = fieldname(insn, 7, 3); \
8852
681
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8853
681
    tmp = fieldname(insn, 0, 7); \
8854
681
    if (!Check(&S, DecodeBranchTarget7MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8855
681
    return S; \
8856
681
  case 50: \
8857
240
    tmp = fieldname(insn, 0, 10); \
8858
240
    if (!Check(&S, DecodeBranchTarget10MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8859
240
    return S; \
8860
515
  case 51: \
8861
515
    tmp = fieldname(insn, 7, 3); \
8862
515
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8863
515
    tmp = fieldname(insn, 0, 7); \
8864
515
    if (!Check(&S, DecodeLi16Imm(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8865
515
    return S; \
8866
971
  case 52: \
8867
971
    tmp = fieldname(insn, 21, 5); \
8868
971
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8869
971
    tmp = fieldname(insn, 16, 5); \
8870
971
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8871
971
    tmp = fieldname(insn, 11, 5); \
8872
971
    MCOperand_CreateImm0(MI, tmp); \
8873
971
    return S; \
8874
971
  case 53: \
8875
0
    tmp = fieldname(insn, 16, 5); \
8876
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8877
0
    tmp = fieldname(insn, 21, 5); \
8878
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8879
0
    return S; \
8880
0
  case 54: \
8881
0
    tmp = fieldname(insn, 11, 5); \
8882
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8883
0
    tmp = fieldname(insn, 16, 5); \
8884
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8885
0
    tmp = fieldname(insn, 21, 5); \
8886
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8887
0
    return S; \
8888
130
  case 55: \
8889
130
    tmp = fieldname(insn, 11, 5); \
8890
130
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8891
130
    tmp = fieldname(insn, 16, 5); \
8892
130
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8893
130
    tmp = fieldname(insn, 21, 5); \
8894
130
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8895
130
    return S; \
8896
212
  case 56: \
8897
212
    tmp = fieldname(insn, 16, 10); \
8898
212
    MCOperand_CreateImm0(MI, tmp); \
8899
212
    tmp = fieldname(insn, 6, 10); \
8900
212
    MCOperand_CreateImm0(MI, tmp); \
8901
212
    return S; \
8902
130
  case 57: \
8903
87
    tmp = fieldname(insn, 21, 5); \
8904
87
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8905
87
    tmp = fieldname(insn, 16, 5); \
8906
87
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8907
87
    tmp = fieldname(insn, 6, 5); \
8908
87
    MCOperand_CreateImm0(MI, tmp); \
8909
87
    tmp = fieldname(insn, 11, 5); \
8910
87
    if (!Check(&S, DecodeInsSize(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8911
87
    tmp = fieldname(insn, 21, 5); \
8912
87
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8913
87
    return S; \
8914
87
  case 58: \
8915
4
    tmp = fieldname(insn, 11, 5); \
8916
4
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8917
4
    tmp = fieldname(insn, 16, 5); \
8918
4
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8919
4
    tmp = fieldname(insn, 21, 5); \
8920
4
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8921
4
    return S; \
8922
4
  case 59: \
8923
0
    tmp = fieldname(insn, 11, 5); \
8924
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8925
0
    tmp = fieldname(insn, 21, 5); \
8926
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8927
0
    tmp = fieldname(insn, 16, 5); \
8928
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8929
0
    return S; \
8930
0
  case 60: \
8931
0
    tmp = fieldname(insn, 21, 5); \
8932
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8933
0
    tmp = fieldname(insn, 16, 5); \
8934
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8935
0
    tmp = fieldname(insn, 11, 5); \
8936
0
    MCOperand_CreateImm0(MI, tmp); \
8937
0
    tmp = fieldname(insn, 21, 5); \
8938
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8939
0
    return S; \
8940
628
  case 61: \
8941
628
    tmp = fieldname(insn, 11, 5); \
8942
628
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8943
628
    tmp = fieldname(insn, 21, 5); \
8944
628
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8945
628
    tmp = fieldname(insn, 16, 5); \
8946
628
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8947
628
    return S; \
8948
628
  case 62: \
8949
0
    tmp = fieldname(insn, 21, 5); \
8950
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8951
0
    tmp = fieldname(insn, 16, 5); \
8952
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8953
0
    tmp = fieldname(insn, 11, 5); \
8954
0
    MCOperand_CreateImm0(MI, tmp); \
8955
0
    tmp = fieldname(insn, 21, 5); \
8956
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8957
0
    return S; \
8958
214
  case 63: \
8959
214
    tmp = fieldname(insn, 11, 5); \
8960
214
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8961
214
    tmp = fieldname(insn, 16, 5); \
8962
214
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8963
214
    tmp = fieldname(insn, 21, 5); \
8964
214
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8965
214
    tmp = fieldname(insn, 11, 5); \
8966
214
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8967
214
    return S; \
8968
214
  case 64: \
8969
72
    tmp = fieldname(insn, 11, 5); \
8970
72
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8971
72
    tmp = fieldname(insn, 16, 5); \
8972
72
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8973
72
    tmp = fieldname(insn, 21, 5); \
8974
72
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8975
72
    return S; \
8976
72
  case 65: \
8977
0
    tmp = fieldname(insn, 14, 2); \
8978
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8979
0
    tmp = fieldname(insn, 16, 6); \
8980
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_6_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8981
0
    tmp = fieldname(insn, 14, 2); \
8982
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8983
0
    return S; \
8984
315
  case 66: \
8985
315
    tmp = fieldname(insn, 21, 5); \
8986
315
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8987
315
    tmp = fieldname(insn, 16, 5); \
8988
315
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8989
315
    tmp = fieldname(insn, 6, 5); \
8990
315
    MCOperand_CreateImm0(MI, tmp); \
8991
315
    tmp = fieldname(insn, 11, 5); \
8992
315
    if (!Check(&S, DecodeUImmWithOffset_5_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8993
315
    return S; \
8994
315
  case 67: \
8995
0
    tmp = fieldname(insn, 11, 5); \
8996
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8997
0
    tmp = fieldname(insn, 16, 5); \
8998
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8999
0
    tmp = fieldname(insn, 21, 5); \
9000
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9001
0
    return S; \
9002
0
  case 68: \
9003
0
    tmp = fieldname(insn, 21, 5); \
9004
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9005
0
    tmp = fieldname(insn, 16, 5); \
9006
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9007
0
    tmp = fieldname(insn, 11, 3); \
9008
0
    MCOperand_CreateImm0(MI, tmp); \
9009
0
    return S; \
9010
0
  case 69: \
9011
0
    tmp = fieldname(insn, 16, 5); \
9012
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9013
0
    tmp = fieldname(insn, 21, 5); \
9014
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9015
0
    tmp = fieldname(insn, 11, 3); \
9016
0
    MCOperand_CreateImm0(MI, tmp); \
9017
0
    return S; \
9018
0
  case 70: \
9019
0
    tmp = fieldname(insn, 21, 5); \
9020
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9021
0
    tmp = fieldname(insn, 16, 5); \
9022
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9023
0
    tmp = fieldname(insn, 12, 4); \
9024
0
    MCOperand_CreateImm0(MI, tmp); \
9025
0
    return S; \
9026
80
  case 71: \
9027
80
    tmp = fieldname(insn, 16, 5); \
9028
80
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9029
80
    tmp = fieldname(insn, 21, 5); \
9030
80
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9031
80
    tmp = fieldname(insn, 12, 4); \
9032
80
    MCOperand_CreateImm0(MI, tmp); \
9033
80
    return S; \
9034
80
  case 72: \
9035
0
    tmp = fieldname(insn, 16, 5); \
9036
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9037
0
    tmp = fieldname(insn, 14, 2); \
9038
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9039
0
    return S; \
9040
0
  case 73: \
9041
0
    tmp = fieldname(insn, 14, 2); \
9042
0
    if (!Check(&S, DecodeHI32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9043
0
    tmp = fieldname(insn, 16, 5); \
9044
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9045
0
    return S; \
9046
0
  case 74: \
9047
0
    tmp = fieldname(insn, 21, 5); \
9048
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9049
0
    tmp = fieldname(insn, 16, 5); \
9050
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9051
0
    tmp = fieldname(insn, 13, 3); \
9052
0
    MCOperand_CreateImm0(MI, tmp); \
9053
0
    return S; \
9054
0
  case 75: \
9055
0
    tmp = fieldname(insn, 14, 2); \
9056
0
    if (!Check(&S, DecodeLO32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9057
0
    tmp = fieldname(insn, 16, 5); \
9058
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9059
0
    return S; \
9060
0
  case 76: \
9061
0
    tmp = fieldname(insn, 14, 2); \
9062
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9063
0
    tmp = fieldname(insn, 16, 5); \
9064
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9065
0
    tmp = fieldname(insn, 21, 5); \
9066
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9067
0
    tmp = fieldname(insn, 14, 2); \
9068
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9069
0
    return S; \
9070
0
  case 77: \
9071
0
    tmp = fieldname(insn, 21, 5); \
9072
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9073
0
    tmp = fieldname(insn, 16, 5); \
9074
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9075
0
    tmp = fieldname(insn, 14, 2); \
9076
0
    MCOperand_CreateImm0(MI, tmp); \
9077
0
    tmp = fieldname(insn, 21, 5); \
9078
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9079
0
    return S; \
9080
0
  case 78: \
9081
0
    tmp = fieldname(insn, 21, 5); \
9082
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9083
0
    tmp = fieldname(insn, 14, 2); \
9084
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9085
0
    tmp = fieldname(insn, 16, 5); \
9086
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9087
0
    return S; \
9088
78
  case 79: \
9089
78
    tmp = fieldname(insn, 21, 5); \
9090
78
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9091
78
    tmp = fieldname(insn, 16, 5); \
9092
78
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9093
78
    return S; \
9094
201
  case 80: \
9095
201
    tmp = fieldname(insn, 21, 5); \
9096
201
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9097
201
    tmp = fieldname(insn, 16, 5); \
9098
201
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9099
201
    return S; \
9100
201
  case 81: \
9101
0
    tmp = fieldname(insn, 21, 5); \
9102
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9103
0
    tmp = fieldname(insn, 21, 5); \
9104
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9105
0
    tmp = fieldname(insn, 16, 5); \
9106
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9107
0
    return S; \
9108
0
  case 82: \
9109
0
    tmp = fieldname(insn, 21, 5); \
9110
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9111
0
    tmp = fieldname(insn, 16, 5); \
9112
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9113
0
    return S; \
9114
0
  case 83: \
9115
0
    tmp = fieldname(insn, 14, 2); \
9116
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9117
0
    tmp = fieldname(insn, 16, 5); \
9118
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9119
0
    tmp = fieldname(insn, 14, 2); \
9120
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9121
0
    return S; \
9122
0
  case 84: \
9123
0
    tmp = fieldname(insn, 21, 5); \
9124
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9125
0
    tmp = fieldname(insn, 16, 5); \
9126
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9127
0
    return S; \
9128
40
  case 85: \
9129
40
    tmp = fieldname(insn, 21, 5); \
9130
40
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9131
40
    tmp = fieldname(insn, 16, 5); \
9132
40
    if (!Check(&S, DecodeHWRegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9133
40
    return S; \
9134
68
  case 86: \
9135
68
    tmp = fieldname(insn, 16, 5); \
9136
68
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9137
68
    tmp = fieldname(insn, 21, 5); \
9138
68
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9139
68
    return S; \
9140
68
  case 87: \
9141
34
    tmp = fieldname(insn, 16, 5); \
9142
34
    MCOperand_CreateImm0(MI, tmp); \
9143
34
    return S; \
9144
424
  case 88: \
9145
424
    tmp = fieldname(insn, 16, 10); \
9146
424
    MCOperand_CreateImm0(MI, tmp); \
9147
424
    return S; \
9148
68
  case 89: \
9149
0
    tmp = fieldname(insn, 14, 2); \
9150
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9151
0
    tmp = fieldname(insn, 16, 5); \
9152
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9153
0
    tmp = fieldname(insn, 21, 5); \
9154
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9155
0
    return S; \
9156
0
  case 90: \
9157
0
    tmp = fieldname(insn, 21, 5); \
9158
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9159
0
    tmp = fieldname(insn, 16, 5); \
9160
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9161
0
    return S; \
9162
0
  case 91: \
9163
0
    tmp = fieldname(insn, 16, 5); \
9164
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9165
0
    tmp = fieldname(insn, 21, 5); \
9166
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9167
0
    return S; \
9168
0
  case 92: \
9169
0
    tmp = fieldname(insn, 16, 5); \
9170
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9171
0
    return S; \
9172
0
  case 93: \
9173
0
    tmp = fieldname(insn, 21, 5); \
9174
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9175
0
    tmp = fieldname(insn, 13, 8); \
9176
0
    MCOperand_CreateImm0(MI, tmp); \
9177
0
    return S; \
9178
0
  case 94: \
9179
0
    tmp = fieldname(insn, 21, 5); \
9180
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9181
0
    tmp = fieldname(insn, 14, 7); \
9182
0
    MCOperand_CreateImm0(MI, tmp); \
9183
0
    return S; \
9184
0
  case 95: \
9185
0
    tmp = fieldname(insn, 21, 5); \
9186
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9187
0
    tmp = fieldname(insn, 14, 2); \
9188
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9189
0
    tmp = fieldname(insn, 16, 5); \
9190
0
    MCOperand_CreateImm0(MI, tmp); \
9191
0
    return S; \
9192
9
  case 96: \
9193
9
    tmp = fieldname(insn, 11, 5); \
9194
9
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9195
9
    tmp = fieldname(insn, 16, 10); \
9196
9
    if (!Check(&S, DecodeSImmWithOffsetAndScale_10_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9197
9
    return S; \
9198
941
  case 97: \
9199
941
    tmp = fieldname(insn, 21, 5); \
9200
941
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9201
941
    tmp = fieldname(insn, 16, 5); \
9202
941
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9203
941
    tmp = fieldname(insn, 0, 16); \
9204
941
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9205
941
    return S; \
9206
1.25k
  case 98: \
9207
1.25k
    if (!Check(&S, DecodeMemMMImm16(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9208
1.25k
    return S; \
9209
1.25k
  case 99: \
9210
837
    if (!Check(&S, DecodeMemMMImm12(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9211
837
    return S; \
9212
837
  case 100: \
9213
74
    if (!Check(&S, DecodeCacheOpMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9214
74
    return S; \
9215
242
  case 101: \
9216
242
    tmp = fieldname(insn, 16, 5); \
9217
242
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9218
242
    tmp = fieldname(insn, 0, 16); \
9219
242
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9220
242
    return S; \
9221
242
  case 102: \
9222
161
    tmp = fieldname(insn, 16, 5); \
9223
161
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9224
161
    tmp = fieldname(insn, 0, 16); \
9225
161
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9226
161
    return S; \
9227
161
  case 103: \
9228
5
    tmp = fieldname(insn, 16, 5); \
9229
5
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9230
5
    tmp = fieldname(insn, 0, 16); \
9231
5
    MCOperand_CreateImm0(MI, tmp); \
9232
5
    return S; \
9233
5
  case 104: \
9234
0
    if (!Check(&S, DecodeSyncI_MM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9235
0
    return S; \
9236
0
  case 105: \
9237
0
    tmp = fieldname(insn, 0, 16); \
9238
0
    if (!Check(&S, DecodeBranchTarget1SImm16(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9239
0
    return S; \
9240
0
  case 106: \
9241
0
    tmp = fieldname(insn, 0, 16); \
9242
0
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9243
0
    return S; \
9244
0
  case 107: \
9245
0
    tmp = fieldname(insn, 18, 3); \
9246
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9247
0
    tmp = fieldname(insn, 0, 16); \
9248
0
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9249
0
    return S; \
9250
445
  case 108: \
9251
445
    tmp = fieldname(insn, 21, 5); \
9252
445
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9253
445
    tmp = fieldname(insn, 16, 5); \
9254
445
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9255
445
    tmp = fieldname(insn, 0, 16); \
9256
445
    MCOperand_CreateImm0(MI, tmp); \
9257
445
    return S; \
9258
445
  case 109: \
9259
1
    tmp = fieldname(insn, 11, 5); \
9260
1
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9261
1
    tmp = fieldname(insn, 6, 5); \
9262
1
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9263
1
    tmp = fieldname(insn, 16, 5); \
9264
1
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9265
1
    tmp = fieldname(insn, 21, 5); \
9266
1
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9267
1
    return S; \
9268
1
  case 110: \
9269
0
    tmp = fieldname(insn, 11, 5); \
9270
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9271
0
    tmp = fieldname(insn, 16, 5); \
9272
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9273
0
    tmp = fieldname(insn, 21, 5); \
9274
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9275
0
    return S; \
9276
0
  case 111: \
9277
0
    tmp = fieldname(insn, 11, 5); \
9278
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9279
0
    tmp = fieldname(insn, 16, 5); \
9280
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9281
0
    tmp = fieldname(insn, 21, 5); \
9282
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9283
0
    return S; \
9284
0
  case 112: \
9285
0
    tmp = fieldname(insn, 11, 5); \
9286
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9287
0
    tmp = fieldname(insn, 6, 5); \
9288
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9289
0
    tmp = fieldname(insn, 16, 5); \
9290
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9291
0
    tmp = fieldname(insn, 21, 5); \
9292
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9293
0
    return S; \
9294
0
  case 113: \
9295
0
    tmp = fieldname(insn, 21, 5); \
9296
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9297
0
    tmp = fieldname(insn, 16, 5); \
9298
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9299
0
    tmp = fieldname(insn, 13, 3); \
9300
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9301
0
    tmp = fieldname(insn, 21, 5); \
9302
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9303
0
    return S; \
9304
0
  case 114: \
9305
0
    tmp = fieldname(insn, 16, 5); \
9306
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9307
0
    tmp = fieldname(insn, 21, 5); \
9308
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9309
0
    tmp = fieldname(insn, 11, 5); \
9310
0
    MCOperand_CreateImm0(MI, tmp); \
9311
0
    return S; \
9312
0
  case 115: \
9313
0
    tmp = fieldname(insn, 21, 5); \
9314
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9315
0
    tmp = fieldname(insn, 16, 5); \
9316
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9317
0
    tmp = fieldname(insn, 13, 3); \
9318
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9319
0
    tmp = fieldname(insn, 21, 5); \
9320
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9321
0
    return S; \
9322
0
  case 116: \
9323
0
    tmp = fieldname(insn, 11, 5); \
9324
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9325
0
    tmp = fieldname(insn, 16, 5); \
9326
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9327
0
    tmp = fieldname(insn, 21, 5); \
9328
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9329
0
    return S; \
9330
0
  case 117: \
9331
0
    tmp = fieldname(insn, 11, 5); \
9332
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9333
0
    tmp = fieldname(insn, 16, 5); \
9334
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9335
0
    tmp = fieldname(insn, 21, 5); \
9336
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9337
0
    tmp = fieldname(insn, 11, 5); \
9338
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9339
0
    return S; \
9340
0
  case 118: \
9341
0
    tmp = fieldname(insn, 11, 5); \
9342
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9343
0
    tmp = fieldname(insn, 16, 5); \
9344
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9345
0
    tmp = fieldname(insn, 21, 5); \
9346
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9347
0
    tmp = fieldname(insn, 11, 5); \
9348
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9349
0
    return S; \
9350
0
  case 119: \
9351
0
    tmp = fieldname(insn, 21, 5); \
9352
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9353
0
    tmp = fieldname(insn, 16, 5); \
9354
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9355
0
    return S; \
9356
0
  case 120: \
9357
0
    tmp = fieldname(insn, 21, 5); \
9358
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9359
0
    tmp = fieldname(insn, 16, 5); \
9360
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9361
0
    return S; \
9362
0
  case 121: \
9363
0
    tmp = fieldname(insn, 21, 5); \
9364
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9365
0
    tmp = fieldname(insn, 16, 5); \
9366
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9367
0
    return S; \
9368
0
  case 122: \
9369
0
    tmp = fieldname(insn, 21, 5); \
9370
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9371
0
    tmp = fieldname(insn, 16, 5); \
9372
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9373
0
    return S; \
9374
3
  case 123: \
9375
3
    tmp = fieldname(insn, 21, 5); \
9376
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9377
3
    tmp = fieldname(insn, 16, 5); \
9378
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9379
3
    tmp = fieldname(insn, 13, 3); \
9380
3
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9381
3
    tmp = fieldname(insn, 21, 5); \
9382
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9383
3
    return S; \
9384
3
  case 124: \
9385
0
    tmp = fieldname(insn, 21, 5); \
9386
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9387
0
    tmp = fieldname(insn, 16, 5); \
9388
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9389
0
    return S; \
9390
0
  case 125: \
9391
0
    tmp = fieldname(insn, 16, 5); \
9392
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9393
0
    tmp = fieldname(insn, 21, 5); \
9394
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9395
0
    return S; \
9396
0
  case 126: \
9397
0
    tmp = fieldname(insn, 21, 5); \
9398
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9399
0
    tmp = fieldname(insn, 16, 5); \
9400
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9401
0
    return S; \
9402
0
  case 127: \
9403
0
    tmp = fieldname(insn, 21, 5); \
9404
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9405
0
    tmp = fieldname(insn, 16, 5); \
9406
0
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9407
0
    return S; \
9408
0
  case 128: \
9409
0
    tmp = fieldname(insn, 21, 5); \
9410
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9411
0
    tmp = fieldname(insn, 16, 5); \
9412
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9413
0
    return S; \
9414
0
  case 129: \
9415
0
    tmp = fieldname(insn, 21, 5); \
9416
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9417
0
    tmp = fieldname(insn, 16, 5); \
9418
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9419
0
    return S; \
9420
0
  case 130: \
9421
0
    tmp = fieldname(insn, 16, 5); \
9422
0
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9423
0
    tmp = fieldname(insn, 21, 5); \
9424
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9425
0
    return S; \
9426
0
  case 131: \
9427
0
    tmp = fieldname(insn, 16, 5); \
9428
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9429
0
    tmp = fieldname(insn, 16, 5); \
9430
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9431
0
    tmp = fieldname(insn, 21, 5); \
9432
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9433
0
    return S; \
9434
0
  case 132: \
9435
0
    tmp = fieldname(insn, 13, 3); \
9436
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9437
0
    tmp = fieldname(insn, 16, 5); \
9438
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9439
0
    tmp = fieldname(insn, 21, 5); \
9440
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9441
0
    return S; \
9442
0
  case 133: \
9443
0
    tmp = fieldname(insn, 13, 3); \
9444
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9445
0
    tmp = fieldname(insn, 16, 5); \
9446
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9447
0
    tmp = fieldname(insn, 21, 5); \
9448
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9449
0
    return S; \
9450
2
  case 134: \
9451
2
    if (!Check(&S, DecodeMemMMImm9(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9452
2
    return S; \
9453
2
  case 135: \
9454
0
    if (!Check(&S, DecodePrefeOpMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9455
0
    return S; \
9456
352
  case 136: \
9457
352
    if (!Check(&S, DecodeJumpTargetMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9458
352
    return S; \
9459
352
  case 137: \
9460
231
    tmp = fieldname(insn, 23, 3); \
9461
231
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9462
231
    tmp = fieldname(insn, 0, 23); \
9463
231
    if (!Check(&S, DecodeSimm23Lsl2(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9464
231
    return S; \
9465
231
  case 138: \
9466
127
    tmp = fieldname(insn, 16, 5); \
9467
127
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9468
127
    tmp = fieldname(insn, 21, 5); \
9469
127
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9470
127
    tmp = fieldname(insn, 0, 16); \
9471
127
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9472
127
    return S; \
9473
127
  case 139: \
9474
31
    if (!Check(&S, DecodeFMemMMR2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9475
31
    return S; \
9476
31
  case 140: \
9477
12
    if (!Check(&S, DecodeJumpTargetXMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9478
12
    return S; \
9479
6.30k
  case 141: \
9480
6.30k
    if (!Check(&S, DecodeMem(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9481
6.30k
    return S; \
9482
6.30k
  case 142: \
9483
0
    tmp = fieldname(insn, 16, 5); \
9484
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9485
0
    tmp = fieldname(insn, 21, 5); \
9486
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9487
0
    return S; \
9488
0
  case 143: \
9489
0
    tmp = fieldname(insn, 21, 5); \
9490
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9491
0
    tmp = fieldname(insn, 16, 5); \
9492
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9493
0
    return S; \
9494
0
  case 144: \
9495
0
    tmp = fieldname(insn, 16, 5); \
9496
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9497
0
    tmp = fieldname(insn, 16, 5); \
9498
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9499
0
    tmp = fieldname(insn, 21, 5); \
9500
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9501
0
    return S; \
9502
0
  case 145: \
9503
0
    tmp = fieldname(insn, 11, 5); \
9504
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9505
0
    tmp = fieldname(insn, 16, 5); \
9506
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9507
0
    tmp = fieldname(insn, 21, 5); \
9508
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9509
0
    return S; \
9510
0
  case 146: \
9511
0
    tmp = fieldname(insn, 21, 5); \
9512
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9513
0
    tmp = fieldname(insn, 16, 5); \
9514
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9515
0
    return S; \
9516
44
  case 147: \
9517
44
    tmp = fieldname(insn, 1, 3); \
9518
44
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9519
44
    tmp = fieldname(insn, 7, 3); \
9520
44
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9521
44
    tmp = fieldname(insn, 4, 3); \
9522
44
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9523
44
    return S; \
9524
44
  case 148: \
9525
25
    tmp = fieldname(insn, 7, 3); \
9526
25
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9527
25
    tmp = fieldname(insn, 4, 3); \
9528
25
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9529
25
    return S; \
9530
25
  case 149: \
9531
5
    tmp = fieldname(insn, 7, 3); \
9532
5
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9533
5
    tmp = fieldname(insn, 4, 3); \
9534
5
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9535
5
    tmp = fieldname(insn, 7, 3); \
9536
5
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9537
5
    return S; \
9538
5
  case 150: \
9539
0
    tmp = fieldname(insn, 5, 5); \
9540
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9541
0
    return S; \
9542
2
  case 151: \
9543
2
    tmp = fieldname(insn, 5, 5); \
9544
2
    if (!Check(&S, DecodeUImmWithOffsetAndScale_5_0_4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9545
2
    return S; \
9546
15
  case 152: \
9547
15
    tmp = fieldname(insn, 6, 4); \
9548
15
    MCOperand_CreateImm0(MI, tmp); \
9549
15
    return S; \
9550
2
  case 153: \
9551
0
    tmp = fieldname(insn, 21, 5); \
9552
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9553
0
    tmp = fieldname(insn, 16, 5); \
9554
0
    if (!Check(&S, DecodeHWRegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9555
0
    tmp = fieldname(insn, 11, 3); \
9556
0
    MCOperand_CreateImm0(MI, tmp); \
9557
0
    return S; \
9558
1
  case 154: \
9559
1
    tmp = fieldname(insn, 11, 5); \
9560
1
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9561
1
    tmp = fieldname(insn, 16, 5); \
9562
1
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9563
1
    tmp = fieldname(insn, 21, 5); \
9564
1
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9565
1
    tmp = fieldname(insn, 9, 2); \
9566
1
    if (!Check(&S, DecodeUImmWithOffset_2_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9567
1
    return S; \
9568
1
  case 155: \
9569
0
    tmp = fieldname(insn, 11, 5); \
9570
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9571
0
    tmp = fieldname(insn, 21, 5); \
9572
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9573
0
    tmp = fieldname(insn, 16, 5); \
9574
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9575
0
    tmp = fieldname(insn, 9, 2); \
9576
0
    MCOperand_CreateImm0(MI, tmp); \
9577
0
    return S; \
9578
0
  case 156: \
9579
0
    tmp = fieldname(insn, 16, 5); \
9580
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9581
0
    tmp = fieldname(insn, 9, 2); \
9582
0
    MCOperand_CreateImm0(MI, tmp); \
9583
0
    return S; \
9584
2
  case 157: \
9585
2
    tmp = fieldname(insn, 6, 16); \
9586
2
    MCOperand_CreateImm0(MI, tmp); \
9587
2
    return S; \
9588
3
  case 158: \
9589
3
    tmp = fieldname(insn, 21, 5); \
9590
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9591
3
    tmp = fieldname(insn, 0, 16); \
9592
3
    MCOperand_CreateImm0(MI, tmp); \
9593
3
    return S; \
9594
64
  case 159: \
9595
64
    if (!Check(&S, DecodeLoadByte15(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9596
64
    return S; \
9597
64
  case 160: \
9598
1
    if (!Check(&S, DecodeFMemCop2MMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9599
1
    return S; \
9600
2
  case 161: \
9601
2
    tmp = fieldname(insn, 16, 5); \
9602
2
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9603
2
    tmp = fieldname(insn, 0, 16); \
9604
2
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9605
2
    return S; \
9606
32
  case 162: \
9607
32
    tmp = fieldname(insn, 16, 5); \
9608
32
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9609
32
    tmp = fieldname(insn, 0, 16); \
9610
32
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9611
32
    return S; \
9612
32
  case 163: \
9613
0
    if (!Check(&S, DecodeSynciR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9614
0
    return S; \
9615
0
  case 164: \
9616
0
    tmp = fieldname(insn, 11, 5); \
9617
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9618
0
    tmp = fieldname(insn, 16, 5); \
9619
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9620
0
    tmp = fieldname(insn, 21, 5); \
9621
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9622
0
    return S; \
9623
0
  case 165: \
9624
0
    tmp = fieldname(insn, 11, 5); \
9625
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9626
0
    tmp = fieldname(insn, 16, 5); \
9627
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9628
0
    tmp = fieldname(insn, 21, 5); \
9629
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9630
0
    return S; \
9631
0
  case 166: \
9632
0
    tmp = fieldname(insn, 11, 5); \
9633
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9634
0
    tmp = fieldname(insn, 16, 5); \
9635
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9636
0
    tmp = fieldname(insn, 21, 5); \
9637
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9638
0
    return S; \
9639
0
  case 167: \
9640
0
    tmp = fieldname(insn, 16, 5); \
9641
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9642
0
    tmp = fieldname(insn, 21, 5); \
9643
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9644
0
    return S; \
9645
0
  case 168: \
9646
0
    tmp = fieldname(insn, 11, 5); \
9647
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9648
0
    tmp = fieldname(insn, 21, 5); \
9649
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9650
0
    tmp = fieldname(insn, 16, 5); \
9651
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9652
0
    return S; \
9653
0
  case 169: \
9654
0
    tmp = fieldname(insn, 11, 5); \
9655
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9656
0
    tmp = fieldname(insn, 11, 5); \
9657
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9658
0
    tmp = fieldname(insn, 16, 5); \
9659
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9660
0
    tmp = fieldname(insn, 21, 5); \
9661
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9662
0
    return S; \
9663
0
  case 170: \
9664
0
    tmp = fieldname(insn, 11, 5); \
9665
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9666
0
    tmp = fieldname(insn, 11, 5); \
9667
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9668
0
    tmp = fieldname(insn, 16, 5); \
9669
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9670
0
    tmp = fieldname(insn, 21, 5); \
9671
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9672
0
    return S; \
9673
0
  case 171: \
9674
0
    tmp = fieldname(insn, 16, 5); \
9675
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9676
0
    tmp = fieldname(insn, 21, 5); \
9677
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9678
0
    return S; \
9679
0
  case 172: \
9680
0
    tmp = fieldname(insn, 11, 5); \
9681
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9682
0
    tmp = fieldname(insn, 11, 5); \
9683
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9684
0
    tmp = fieldname(insn, 16, 5); \
9685
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9686
0
    tmp = fieldname(insn, 21, 5); \
9687
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9688
0
    return S; \
9689
7
  case 173: \
9690
7
    if (!Check(&S, DecodePOP35GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9691
7
    return S; \
9692
129
  case 174: \
9693
129
    tmp = fieldname(insn, 21, 5); \
9694
129
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9695
129
    tmp = fieldname(insn, 0, 19); \
9696
129
    if (!Check(&S, DecodeSimm19Lsl2(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9697
129
    return S; \
9698
504
  case 175: \
9699
504
    tmp = fieldname(insn, 21, 5); \
9700
504
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9701
504
    tmp = fieldname(insn, 0, 16); \
9702
504
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9703
504
    return S; \
9704
504
  case 176: \
9705
1
    if (!Check(&S, DecodePOP37GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9706
1
    return S; \
9707
1
  case 177: \
9708
0
    tmp = fieldname(insn, 21, 5); \
9709
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9710
0
    tmp = fieldname(insn, 0, 21); \
9711
0
    if (!Check(&S, DecodeBranchTarget21MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9712
0
    return S; \
9713
281
  case 178: \
9714
281
    tmp = fieldname(insn, 0, 26); \
9715
281
    if (!Check(&S, DecodeBranchTarget26MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9716
281
    return S; \
9717
281
  case 179: \
9718
0
    if (!Check(&S, DecodeBlezGroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9719
0
    return S; \
9720
3
  case 180: \
9721
3
    if (!Check(&S, DecodePOP65GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9722
3
    return S; \
9723
3
  case 181: \
9724
0
    if (!Check(&S, DecodeBgtzGroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9725
0
    return S; \
9726
1
  case 182: \
9727
1
    if (!Check(&S, DecodePOP75GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9728
1
    return S; \
9729
3.48k
  case 183: \
9730
3.48k
    tmp = fieldname(insn, 11, 5); \
9731
3.48k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9732
3.48k
    tmp = fieldname(insn, 16, 5); \
9733
3.48k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9734
3.48k
    tmp = fieldname(insn, 6, 5); \
9735
3.48k
    MCOperand_CreateImm0(MI, tmp); \
9736
3.48k
    return S; \
9737
3.48k
  case 184: \
9738
111
    tmp = fieldname(insn, 11, 5); \
9739
111
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9740
111
    tmp = fieldname(insn, 21, 5); \
9741
111
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9742
111
    tmp = fieldname(insn, 18, 3); \
9743
111
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9744
111
    tmp = fieldname(insn, 11, 5); \
9745
111
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9746
111
    return S; \
9747
518
  case 185: \
9748
518
    tmp = fieldname(insn, 11, 5); \
9749
518
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9750
518
    tmp = fieldname(insn, 21, 5); \
9751
518
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9752
518
    tmp = fieldname(insn, 16, 5); \
9753
518
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9754
518
    tmp = fieldname(insn, 6, 2); \
9755
518
    if (!Check(&S, DecodeUImmWithOffset_2_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9756
518
    return S; \
9757
518
  case 186: \
9758
91
    tmp = fieldname(insn, 21, 5); \
9759
91
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9760
91
    return S; \
9761
286
  case 187: \
9762
286
    tmp = fieldname(insn, 11, 5); \
9763
286
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9764
286
    tmp = fieldname(insn, 21, 5); \
9765
286
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9766
286
    tmp = fieldname(insn, 16, 5); \
9767
286
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9768
286
    tmp = fieldname(insn, 11, 5); \
9769
286
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9770
286
    return S; \
9771
1.01k
  case 188: \
9772
1.01k
    tmp = fieldname(insn, 6, 20); \
9773
1.01k
    MCOperand_CreateImm0(MI, tmp); \
9774
1.01k
    return S; \
9775
299
  case 189: \
9776
299
    tmp = fieldname(insn, 6, 5); \
9777
299
    MCOperand_CreateImm0(MI, tmp); \
9778
299
    return S; \
9779
286
  case 190: \
9780
69
    tmp = fieldname(insn, 11, 5); \
9781
69
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9782
69
    return S; \
9783
79
  case 191: \
9784
79
    tmp = fieldname(insn, 11, 5); \
9785
79
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9786
79
    tmp = fieldname(insn, 21, 2); \
9787
79
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9788
79
    return S; \
9789
79
  case 192: \
9790
35
    tmp = fieldname(insn, 11, 2); \
9791
35
    if (!Check(&S, DecodeHI32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9792
35
    tmp = fieldname(insn, 21, 5); \
9793
35
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9794
35
    return S; \
9795
35
  case 193: \
9796
21
    tmp = fieldname(insn, 11, 2); \
9797
21
    if (!Check(&S, DecodeLO32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9798
21
    tmp = fieldname(insn, 21, 5); \
9799
21
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9800
21
    return S; \
9801
21
  case 194: \
9802
16
    tmp = fieldname(insn, 11, 5); \
9803
16
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9804
16
    tmp = fieldname(insn, 21, 5); \
9805
16
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9806
16
    tmp = fieldname(insn, 16, 5); \
9807
16
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9808
16
    tmp = fieldname(insn, 6, 2); \
9809
16
    if (!Check(&S, DecodeUImmWithOffset_2_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9810
16
    return S; \
9811
160
  case 195: \
9812
160
    tmp = fieldname(insn, 11, 2); \
9813
160
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9814
160
    tmp = fieldname(insn, 21, 5); \
9815
160
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9816
160
    tmp = fieldname(insn, 16, 5); \
9817
160
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9818
160
    return S; \
9819
1.84k
  case 196: \
9820
1.84k
    tmp = fieldname(insn, 21, 5); \
9821
1.84k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9822
1.84k
    tmp = fieldname(insn, 16, 5); \
9823
1.84k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9824
1.84k
    tmp = fieldname(insn, 6, 10); \
9825
1.84k
    MCOperand_CreateImm0(MI, tmp); \
9826
1.84k
    return S; \
9827
1.84k
  case 197: \
9828
1.18k
    tmp = fieldname(insn, 21, 5); \
9829
1.18k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9830
1.18k
    tmp = fieldname(insn, 0, 16); \
9831
1.18k
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9832
1.18k
    return S; \
9833
1.18k
  case 198: \
9834
60
    tmp = fieldname(insn, 0, 16); \
9835
60
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9836
60
    return S; \
9837
60
  case 199: \
9838
3
    if (!Check(&S, DecodeSyncI(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9839
3
    return S; \
9840
1.59k
  case 200: \
9841
1.59k
    if (!Check(&S, DecodeJumpTarget(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9842
1.59k
    return S; \
9843
2.50k
  case 201: \
9844
2.50k
    tmp = fieldname(insn, 21, 5); \
9845
2.50k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9846
2.50k
    tmp = fieldname(insn, 16, 5); \
9847
2.50k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9848
2.50k
    tmp = fieldname(insn, 0, 16); \
9849
2.50k
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9850
2.50k
    return S; \
9851
2.50k
  case 202: \
9852
1.69k
    tmp = fieldname(insn, 16, 5); \
9853
1.69k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9854
1.69k
    tmp = fieldname(insn, 21, 5); \
9855
1.69k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9856
1.69k
    tmp = fieldname(insn, 0, 16); \
9857
1.69k
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9858
1.69k
    return S; \
9859
3.57k
  case 203: \
9860
3.57k
    tmp = fieldname(insn, 16, 5); \
9861
3.57k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9862
3.57k
    tmp = fieldname(insn, 21, 5); \
9863
3.57k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9864
3.57k
    tmp = fieldname(insn, 0, 16); \
9865
3.57k
    MCOperand_CreateImm0(MI, tmp); \
9866
3.57k
    return S; \
9867
3.57k
  case 204: \
9868
77
    tmp = fieldname(insn, 16, 5); \
9869
77
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9870
77
    tmp = fieldname(insn, 11, 5); \
9871
77
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9872
77
    tmp = fieldname(insn, 0, 3); \
9873
77
    MCOperand_CreateImm0(MI, tmp); \
9874
77
    return S; \
9875
77
  case 205: \
9876
0
    tmp = fieldname(insn, 11, 5); \
9877
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9878
0
    tmp = fieldname(insn, 16, 5); \
9879
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9880
0
    tmp = fieldname(insn, 0, 3); \
9881
0
    MCOperand_CreateImm0(MI, tmp); \
9882
0
    return S; \
9883
5
  case 206: \
9884
5
    tmp = fieldname(insn, 11, 5); \
9885
5
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9886
5
    tmp = fieldname(insn, 16, 5); \
9887
5
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9888
5
    tmp = fieldname(insn, 5, 1); \
9889
5
    MCOperand_CreateImm0(MI, tmp); \
9890
5
    tmp = fieldname(insn, 0, 3); \
9891
5
    MCOperand_CreateImm0(MI, tmp); \
9892
5
    tmp = fieldname(insn, 4, 1); \
9893
5
    MCOperand_CreateImm0(MI, tmp); \
9894
5
    return S; \
9895
5
  case 207: \
9896
0
    tmp = fieldname(insn, 11, 10); \
9897
0
    MCOperand_CreateImm0(MI, tmp); \
9898
0
    return S; \
9899
5
  case 208: \
9900
3
    tmp = fieldname(insn, 16, 5); \
9901
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9902
3
    tmp = fieldname(insn, 11, 5); \
9903
3
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9904
3
    return S; \
9905
3
  case 209: \
9906
1
    tmp = fieldname(insn, 16, 5); \
9907
1
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9908
1
    tmp = fieldname(insn, 11, 5); \
9909
1
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9910
1
    return S; \
9911
68
  case 210: \
9912
68
    tmp = fieldname(insn, 16, 5); \
9913
68
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9914
68
    tmp = fieldname(insn, 11, 5); \
9915
68
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9916
68
    return S; \
9917
68
  case 211: \
9918
0
    tmp = fieldname(insn, 16, 5); \
9919
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9920
0
    tmp = fieldname(insn, 11, 5); \
9921
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9922
0
    return S; \
9923
3
  case 212: \
9924
3
    tmp = fieldname(insn, 11, 5); \
9925
3
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9926
3
    tmp = fieldname(insn, 16, 5); \
9927
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9928
3
    return S; \
9929
3
  case 213: \
9930
1
    tmp = fieldname(insn, 11, 5); \
9931
1
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9932
1
    tmp = fieldname(insn, 16, 5); \
9933
1
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9934
1
    return S; \
9935
12
  case 214: \
9936
12
    tmp = fieldname(insn, 11, 5); \
9937
12
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9938
12
    tmp = fieldname(insn, 16, 5); \
9939
12
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9940
12
    return S; \
9941
12
  case 215: \
9942
0
    tmp = fieldname(insn, 11, 5); \
9943
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9944
0
    tmp = fieldname(insn, 11, 5); \
9945
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9946
0
    tmp = fieldname(insn, 16, 5); \
9947
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9948
0
    return S; \
9949
794
  case 216: \
9950
794
    tmp = fieldname(insn, 18, 3); \
9951
794
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9952
794
    tmp = fieldname(insn, 0, 16); \
9953
794
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9954
794
    return S; \
9955
794
  case 217: \
9956
83
    tmp = fieldname(insn, 16, 5); \
9957
83
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9958
83
    tmp = fieldname(insn, 0, 16); \
9959
83
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9960
83
    return S; \
9961
88
  case 218: \
9962
88
    tmp = fieldname(insn, 6, 5); \
9963
88
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9964
88
    tmp = fieldname(insn, 11, 5); \
9965
88
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9966
88
    tmp = fieldname(insn, 16, 5); \
9967
88
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9968
88
    return S; \
9969
88
  case 219: \
9970
59
    tmp = fieldname(insn, 6, 5); \
9971
59
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9972
59
    tmp = fieldname(insn, 11, 5); \
9973
59
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9974
59
    return S; \
9975
213
  case 220: \
9976
213
    tmp = fieldname(insn, 6, 5); \
9977
213
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9978
213
    tmp = fieldname(insn, 11, 5); \
9979
213
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9980
213
    tmp = fieldname(insn, 18, 3); \
9981
213
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9982
213
    tmp = fieldname(insn, 6, 5); \
9983
213
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9984
213
    return S; \
9985
213
  case 221: \
9986
74
    tmp = fieldname(insn, 6, 5); \
9987
74
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9988
74
    tmp = fieldname(insn, 11, 5); \
9989
74
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9990
74
    tmp = fieldname(insn, 16, 5); \
9991
74
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9992
74
    tmp = fieldname(insn, 6, 5); \
9993
74
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9994
74
    return S; \
9995
74
  case 222: \
9996
5
    tmp = fieldname(insn, 6, 5); \
9997
5
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9998
5
    tmp = fieldname(insn, 11, 5); \
9999
4
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10000
4
    return S; \
10001
56
  case 223: \
10002
56
    tmp = fieldname(insn, 6, 5); \
10003
56
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10004
56
    tmp = fieldname(insn, 11, 5); \
10005
56
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10006
56
    return S; \
10007
56
  case 224: \
10008
13
    tmp = fieldname(insn, 8, 3); \
10009
13
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10010
13
    tmp = fieldname(insn, 11, 5); \
10011
13
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10012
13
    tmp = fieldname(insn, 16, 5); \
10013
13
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10014
13
    return S; \
10015
13
  case 225: \
10016
5
    tmp = fieldname(insn, 6, 5); \
10017
5
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10018
5
    tmp = fieldname(insn, 11, 5); \
10019
5
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10020
5
    tmp = fieldname(insn, 16, 5); \
10021
5
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10022
5
    return S; \
10023
294
  case 226: \
10024
294
    tmp = fieldname(insn, 6, 5); \
10025
294
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10026
294
    tmp = fieldname(insn, 11, 5); \
10027
290
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10028
290
    return S; \
10029
290
  case 227: \
10030
91
    tmp = fieldname(insn, 6, 5); \
10031
91
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10032
91
    tmp = fieldname(insn, 11, 5); \
10033
91
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10034
91
    return S; \
10035
129
  case 228: \
10036
129
    tmp = fieldname(insn, 6, 5); \
10037
129
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10038
129
    tmp = fieldname(insn, 11, 5); \
10039
128
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10040
128
    tmp = fieldname(insn, 18, 3); \
10041
127
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10042
127
    tmp = fieldname(insn, 6, 5); \
10043
127
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10044
127
    return S; \
10045
127
  case 229: \
10046
59
    tmp = fieldname(insn, 6, 5); \
10047
59
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10048
59
    tmp = fieldname(insn, 11, 5); \
10049
58
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10050
58
    tmp = fieldname(insn, 16, 5); \
10051
57
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10052
57
    tmp = fieldname(insn, 6, 5); \
10053
57
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10054
57
    return S; \
10055
83
  case 230: \
10056
83
    tmp = fieldname(insn, 6, 5); \
10057
83
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10058
83
    tmp = fieldname(insn, 11, 5); \
10059
83
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10060
83
    return S; \
10061
83
  case 231: \
10062
12
    tmp = fieldname(insn, 8, 3); \
10063
12
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10064
12
    tmp = fieldname(insn, 11, 5); \
10065
12
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10066
12
    tmp = fieldname(insn, 16, 5); \
10067
11
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10068
11
    return S; \
10069
101
  case 232: \
10070
101
    tmp = fieldname(insn, 16, 5); \
10071
101
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10072
101
    tmp = fieldname(insn, 0, 16); \
10073
101
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10074
101
    return S; \
10075
285
  case 233: \
10076
285
    tmp = fieldname(insn, 16, 5); \
10077
285
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10078
285
    tmp = fieldname(insn, 0, 16); \
10079
285
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10080
285
    return S; \
10081
285
  case 234: \
10082
60
    tmp = fieldname(insn, 16, 5); \
10083
60
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10084
60
    tmp = fieldname(insn, 0, 16); \
10085
60
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10086
60
    return S; \
10087
60
  case 235: \
10088
0
    tmp = fieldname(insn, 16, 5); \
10089
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10090
0
    tmp = fieldname(insn, 11, 5); \
10091
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10092
0
    tmp = fieldname(insn, 0, 3); \
10093
0
    MCOperand_CreateImm0(MI, tmp); \
10094
0
    return S; \
10095
0
  case 236: \
10096
0
    tmp = fieldname(insn, 11, 5); \
10097
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10098
0
    tmp = fieldname(insn, 16, 5); \
10099
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10100
0
    tmp = fieldname(insn, 0, 3); \
10101
0
    MCOperand_CreateImm0(MI, tmp); \
10102
0
    return S; \
10103
39
  case 237: \
10104
39
    tmp = fieldname(insn, 6, 5); \
10105
39
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10106
39
    tmp = fieldname(insn, 21, 5); \
10107
39
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10108
39
    tmp = fieldname(insn, 16, 5); \
10109
39
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10110
39
    return S; \
10111
39
  case 238: \
10112
0
    tmp = fieldname(insn, 6, 5); \
10113
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10114
0
    tmp = fieldname(insn, 21, 5); \
10115
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10116
0
    tmp = fieldname(insn, 16, 5); \
10117
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10118
0
    return S; \
10119
1
  case 239: \
10120
1
    tmp = fieldname(insn, 11, 5); \
10121
1
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10122
1
    tmp = fieldname(insn, 21, 5); \
10123
1
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10124
1
    tmp = fieldname(insn, 16, 5); \
10125
1
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10126
1
    return S; \
10127
1
  case 240: \
10128
0
    tmp = fieldname(insn, 11, 5); \
10129
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10130
0
    tmp = fieldname(insn, 21, 5); \
10131
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10132
0
    tmp = fieldname(insn, 16, 5); \
10133
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10134
0
    return S; \
10135
66
  case 241: \
10136
66
    tmp = fieldname(insn, 6, 5); \
10137
66
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10138
66
    tmp = fieldname(insn, 21, 5); \
10139
66
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10140
66
    tmp = fieldname(insn, 11, 5); \
10141
66
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10142
66
    tmp = fieldname(insn, 16, 5); \
10143
66
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10144
66
    return S; \
10145
66
  case 242: \
10146
0
    tmp = fieldname(insn, 6, 5); \
10147
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10148
0
    tmp = fieldname(insn, 21, 5); \
10149
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10150
0
    tmp = fieldname(insn, 11, 5); \
10151
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10152
0
    tmp = fieldname(insn, 16, 5); \
10153
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10154
0
    return S; \
10155
40
  case 243: \
10156
40
    tmp = fieldname(insn, 11, 2); \
10157
40
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10158
40
    tmp = fieldname(insn, 21, 5); \
10159
40
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10160
40
    tmp = fieldname(insn, 16, 5); \
10161
40
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10162
40
    tmp = fieldname(insn, 11, 2); \
10163
40
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10164
40
    return S; \
10165
40
  case 244: \
10166
34
    tmp = 0x0; \
10167
34
    tmp |= fieldname(insn, 11, 5) << 0; \
10168
34
    tmp |= fieldname(insn, 16, 5) << 0; \
10169
34
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10170
34
    tmp = fieldname(insn, 21, 5); \
10171
34
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10172
34
    return S; \
10173
214
  case 245: \
10174
214
    tmp = fieldname(insn, 6, 5); \
10175
214
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10176
214
    tmp = fieldname(insn, 11, 5); \
10177
214
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10178
214
    tmp = fieldname(insn, 16, 8); \
10179
214
    MCOperand_CreateImm0(MI, tmp); \
10180
214
    return S; \
10181
214
  case 246: \
10182
98
    tmp = fieldname(insn, 6, 5); \
10183
98
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10184
98
    tmp = fieldname(insn, 6, 5); \
10185
98
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10186
98
    tmp = fieldname(insn, 11, 5); \
10187
98
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10188
98
    tmp = fieldname(insn, 16, 8); \
10189
98
    MCOperand_CreateImm0(MI, tmp); \
10190
98
    return S; \
10191
98
  case 247: \
10192
10
    tmp = fieldname(insn, 6, 5); \
10193
10
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10194
10
    tmp = fieldname(insn, 11, 5); \
10195
10
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10196
10
    tmp = fieldname(insn, 16, 8); \
10197
10
    MCOperand_CreateImm0(MI, tmp); \
10198
10
    return S; \
10199
19
  case 248: \
10200
19
    tmp = fieldname(insn, 6, 5); \
10201
19
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10202
19
    tmp = fieldname(insn, 11, 5); \
10203
19
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10204
19
    tmp = fieldname(insn, 16, 8); \
10205
19
    MCOperand_CreateImm0(MI, tmp); \
10206
19
    return S; \
10207
77
  case 249: \
10208
77
    tmp = fieldname(insn, 6, 5); \
10209
77
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10210
77
    tmp = fieldname(insn, 11, 5); \
10211
77
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10212
77
    tmp = fieldname(insn, 16, 5); \
10213
77
    MCOperand_CreateImm0(MI, tmp); \
10214
77
    return S; \
10215
77
  case 250: \
10216
43
    tmp = fieldname(insn, 6, 5); \
10217
43
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10218
43
    tmp = fieldname(insn, 11, 5); \
10219
43
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10220
43
    tmp = fieldname(insn, 16, 5); \
10221
43
    MCOperand_CreateImm0(MI, tmp); \
10222
43
    return S; \
10223
251
  case 251: \
10224
251
    tmp = fieldname(insn, 6, 5); \
10225
251
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10226
251
    tmp = fieldname(insn, 11, 5); \
10227
251
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10228
251
    tmp = fieldname(insn, 16, 5); \
10229
251
    MCOperand_CreateImm0(MI, tmp); \
10230
251
    return S; \
10231
251
  case 252: \
10232
90
    tmp = fieldname(insn, 6, 5); \
10233
90
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10234
90
    tmp = fieldname(insn, 11, 5); \
10235
90
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10236
90
    tmp = fieldname(insn, 16, 5); \
10237
90
    MCOperand_CreateImm0(MI, tmp); \
10238
90
    return S; \
10239
90
  case 253: \
10240
53
    tmp = fieldname(insn, 6, 5); \
10241
53
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10242
53
    tmp = fieldname(insn, 11, 10); \
10243
53
    MCOperand_CreateImm0(MI, tmp); \
10244
53
    return S; \
10245
53
  case 254: \
10246
40
    tmp = fieldname(insn, 6, 5); \
10247
40
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10248
40
    tmp = fieldname(insn, 11, 10); \
10249
40
    MCOperand_CreateImm0(MI, tmp); \
10250
40
    return S; \
10251
40
  case 255: \
10252
25
    tmp = fieldname(insn, 6, 5); \
10253
25
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10254
25
    tmp = fieldname(insn, 11, 10); \
10255
25
    MCOperand_CreateImm0(MI, tmp); \
10256
25
    return S; \
10257
25
  case 256: \
10258
10
    tmp = fieldname(insn, 6, 5); \
10259
10
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10260
10
    tmp = fieldname(insn, 11, 10); \
10261
10
    MCOperand_CreateImm0(MI, tmp); \
10262
10
    return S; \
10263
41
  case 257: \
10264
41
    tmp = fieldname(insn, 6, 5); \
10265
41
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10266
41
    tmp = fieldname(insn, 11, 5); \
10267
41
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10268
41
    tmp = fieldname(insn, 16, 6); \
10269
41
    MCOperand_CreateImm0(MI, tmp); \
10270
41
    return S; \
10271
318
  case 258: \
10272
318
    tmp = fieldname(insn, 6, 5); \
10273
318
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10274
318
    tmp = fieldname(insn, 11, 5); \
10275
318
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10276
318
    tmp = fieldname(insn, 16, 4); \
10277
318
    MCOperand_CreateImm0(MI, tmp); \
10278
318
    return S; \
10279
318
  case 259: \
10280
25
    tmp = fieldname(insn, 6, 5); \
10281
25
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10282
25
    tmp = fieldname(insn, 11, 5); \
10283
25
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10284
25
    tmp = fieldname(insn, 16, 3); \
10285
25
    MCOperand_CreateImm0(MI, tmp); \
10286
25
    return S; \
10287
32
  case 260: \
10288
32
    tmp = fieldname(insn, 6, 5); \
10289
32
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10290
32
    tmp = fieldname(insn, 6, 5); \
10291
32
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10292
32
    tmp = fieldname(insn, 11, 5); \
10293
32
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10294
32
    tmp = fieldname(insn, 16, 6); \
10295
32
    MCOperand_CreateImm0(MI, tmp); \
10296
32
    return S; \
10297
42
  case 261: \
10298
42
    tmp = fieldname(insn, 6, 5); \
10299
42
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10300
42
    tmp = fieldname(insn, 6, 5); \
10301
42
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10302
42
    tmp = fieldname(insn, 11, 5); \
10303
42
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10304
42
    tmp = fieldname(insn, 16, 5); \
10305
42
    MCOperand_CreateImm0(MI, tmp); \
10306
42
    return S; \
10307
42
  case 262: \
10308
12
    tmp = fieldname(insn, 6, 5); \
10309
12
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10310
12
    tmp = fieldname(insn, 6, 5); \
10311
12
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10312
12
    tmp = fieldname(insn, 11, 5); \
10313
12
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10314
12
    tmp = fieldname(insn, 16, 4); \
10315
12
    MCOperand_CreateImm0(MI, tmp); \
10316
12
    return S; \
10317
254
  case 263: \
10318
254
    tmp = fieldname(insn, 6, 5); \
10319
254
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10320
254
    tmp = fieldname(insn, 6, 5); \
10321
254
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10322
254
    tmp = fieldname(insn, 11, 5); \
10323
254
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10324
254
    tmp = fieldname(insn, 16, 3); \
10325
254
    MCOperand_CreateImm0(MI, tmp); \
10326
254
    return S; \
10327
254
  case 264: \
10328
104
    tmp = fieldname(insn, 6, 5); \
10329
104
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10330
104
    tmp = fieldname(insn, 11, 5); \
10331
104
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10332
104
    tmp = fieldname(insn, 16, 5); \
10333
104
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10334
104
    return S; \
10335
104
  case 265: \
10336
73
    tmp = fieldname(insn, 6, 5); \
10337
73
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10338
73
    tmp = fieldname(insn, 11, 5); \
10339
73
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10340
73
    tmp = fieldname(insn, 16, 5); \
10341
73
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10342
73
    return S; \
10343
73
  case 266: \
10344
59
    tmp = fieldname(insn, 6, 5); \
10345
59
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10346
59
    tmp = fieldname(insn, 11, 5); \
10347
59
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10348
59
    tmp = fieldname(insn, 16, 5); \
10349
59
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10350
59
    return S; \
10351
124
  case 267: \
10352
124
    tmp = fieldname(insn, 6, 5); \
10353
124
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10354
124
    tmp = fieldname(insn, 11, 5); \
10355
124
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10356
124
    tmp = fieldname(insn, 16, 5); \
10357
124
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10358
124
    return S; \
10359
146
  case 268: \
10360
146
    tmp = fieldname(insn, 6, 5); \
10361
146
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10362
146
    tmp = fieldname(insn, 6, 5); \
10363
146
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10364
146
    tmp = fieldname(insn, 11, 5); \
10365
146
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10366
146
    tmp = fieldname(insn, 16, 5); \
10367
146
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10368
146
    return S; \
10369
146
  case 269: \
10370
124
    tmp = fieldname(insn, 6, 5); \
10371
124
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10372
124
    tmp = fieldname(insn, 6, 5); \
10373
124
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10374
124
    tmp = fieldname(insn, 11, 5); \
10375
124
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10376
124
    tmp = fieldname(insn, 16, 5); \
10377
124
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10378
124
    return S; \
10379
124
  case 270: \
10380
23
    tmp = fieldname(insn, 6, 5); \
10381
23
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10382
23
    tmp = fieldname(insn, 6, 5); \
10383
23
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10384
23
    tmp = fieldname(insn, 11, 5); \
10385
23
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10386
23
    tmp = fieldname(insn, 16, 5); \
10387
23
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10388
23
    return S; \
10389
23
  case 271: \
10390
17
    tmp = fieldname(insn, 6, 5); \
10391
17
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10392
17
    tmp = fieldname(insn, 6, 5); \
10393
17
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10394
17
    tmp = fieldname(insn, 11, 5); \
10395
17
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10396
17
    tmp = fieldname(insn, 16, 5); \
10397
17
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10398
17
    return S; \
10399
99
  case 272: \
10400
99
    tmp = fieldname(insn, 6, 5); \
10401
99
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10402
99
    tmp = fieldname(insn, 11, 5); \
10403
99
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10404
99
    tmp = fieldname(insn, 16, 5); \
10405
99
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10406
99
    return S; \
10407
99
  case 273: \
10408
25
    tmp = fieldname(insn, 6, 5); \
10409
25
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10410
25
    tmp = fieldname(insn, 11, 5); \
10411
25
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10412
25
    tmp = fieldname(insn, 16, 5); \
10413
25
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10414
25
    return S; \
10415
51
  case 274: \
10416
51
    tmp = fieldname(insn, 6, 5); \
10417
51
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10418
51
    tmp = fieldname(insn, 11, 5); \
10419
51
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10420
51
    tmp = fieldname(insn, 16, 5); \
10421
51
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10422
51
    return S; \
10423
51
  case 275: \
10424
48
    tmp = fieldname(insn, 6, 5); \
10425
48
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10426
48
    tmp = fieldname(insn, 6, 5); \
10427
48
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10428
48
    tmp = fieldname(insn, 11, 5); \
10429
48
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10430
48
    tmp = fieldname(insn, 16, 5); \
10431
48
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10432
48
    return S; \
10433
71
  case 276: \
10434
71
    tmp = fieldname(insn, 6, 5); \
10435
71
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10436
71
    tmp = fieldname(insn, 6, 5); \
10437
71
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10438
71
    tmp = fieldname(insn, 11, 5); \
10439
71
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10440
71
    tmp = fieldname(insn, 16, 5); \
10441
71
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10442
71
    return S; \
10443
71
  case 277: \
10444
19
    tmp = fieldname(insn, 6, 5); \
10445
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10446
19
    tmp = fieldname(insn, 6, 5); \
10447
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10448
19
    tmp = fieldname(insn, 11, 5); \
10449
19
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10450
19
    tmp = fieldname(insn, 16, 5); \
10451
19
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10452
19
    return S; \
10453
21
  case 278: \
10454
21
    tmp = fieldname(insn, 6, 5); \
10455
21
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10456
21
    tmp = fieldname(insn, 6, 5); \
10457
21
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10458
21
    tmp = fieldname(insn, 11, 5); \
10459
21
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10460
21
    tmp = fieldname(insn, 16, 5); \
10461
21
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10462
21
    return S; \
10463
42
  case 279: \
10464
42
    tmp = fieldname(insn, 6, 5); \
10465
42
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10466
42
    tmp = fieldname(insn, 6, 5); \
10467
42
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10468
42
    tmp = fieldname(insn, 11, 5); \
10469
42
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10470
42
    tmp = fieldname(insn, 16, 5); \
10471
42
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10472
42
    return S; \
10473
78
  case 280: \
10474
78
    tmp = fieldname(insn, 6, 5); \
10475
78
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10476
78
    tmp = fieldname(insn, 6, 5); \
10477
78
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10478
78
    tmp = fieldname(insn, 11, 5); \
10479
78
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10480
78
    tmp = fieldname(insn, 16, 5); \
10481
78
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10482
78
    return S; \
10483
78
  case 281: \
10484
19
    tmp = fieldname(insn, 6, 5); \
10485
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10486
19
    tmp = fieldname(insn, 6, 5); \
10487
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10488
19
    tmp = fieldname(insn, 11, 5); \
10489
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10490
19
    tmp = fieldname(insn, 16, 5); \
10491
19
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10492
19
    return S; \
10493
69
  case 282: \
10494
69
    tmp = fieldname(insn, 6, 5); \
10495
69
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10496
69
    tmp = fieldname(insn, 11, 5); \
10497
69
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10498
69
    tmp = fieldname(insn, 16, 5); \
10499
69
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10500
69
    return S; \
10501
69
  case 283: \
10502
59
    tmp = fieldname(insn, 6, 5); \
10503
59
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10504
59
    tmp = fieldname(insn, 11, 5); \
10505
59
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10506
59
    tmp = fieldname(insn, 16, 5); \
10507
59
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10508
59
    return S; \
10509
106
  case 284: \
10510
106
    tmp = fieldname(insn, 6, 5); \
10511
106
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10512
106
    tmp = fieldname(insn, 11, 5); \
10513
106
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10514
106
    tmp = fieldname(insn, 16, 5); \
10515
106
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10516
106
    return S; \
10517
106
  case 285: \
10518
19
    tmp = fieldname(insn, 6, 5); \
10519
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10520
19
    tmp = fieldname(insn, 11, 5); \
10521
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10522
19
    tmp = fieldname(insn, 16, 5); \
10523
19
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10524
19
    return S; \
10525
306
  case 286: \
10526
306
    tmp = fieldname(insn, 6, 5); \
10527
306
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10528
306
    tmp = fieldname(insn, 6, 5); \
10529
306
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10530
306
    tmp = fieldname(insn, 11, 5); \
10531
306
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10532
306
    tmp = fieldname(insn, 16, 4); \
10533
306
    MCOperand_CreateImm0(MI, tmp); \
10534
306
    return S; \
10535
315
  case 287: \
10536
315
    tmp = fieldname(insn, 6, 5); \
10537
315
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10538
315
    tmp = fieldname(insn, 6, 5); \
10539
315
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10540
315
    tmp = fieldname(insn, 11, 5); \
10541
315
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10542
315
    tmp = fieldname(insn, 16, 3); \
10543
315
    MCOperand_CreateImm0(MI, tmp); \
10544
315
    return S; \
10545
315
  case 288: \
10546
70
    tmp = fieldname(insn, 6, 5); \
10547
70
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10548
70
    tmp = fieldname(insn, 6, 5); \
10549
70
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10550
70
    tmp = fieldname(insn, 11, 5); \
10551
70
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10552
70
    tmp = fieldname(insn, 16, 2); \
10553
70
    MCOperand_CreateImm0(MI, tmp); \
10554
70
    return S; \
10555
111
  case 289: \
10556
111
    tmp = fieldname(insn, 6, 5); \
10557
111
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10558
111
    tmp = fieldname(insn, 6, 5); \
10559
111
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10560
111
    tmp = fieldname(insn, 11, 5); \
10561
111
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10562
111
    tmp = fieldname(insn, 16, 1); \
10563
111
    MCOperand_CreateImm0(MI, tmp); \
10564
111
    return S; \
10565
111
  case 290: \
10566
12
    tmp = fieldname(insn, 6, 5); \
10567
12
    if (!Check(&S, DecodeMSACtrlRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10568
12
    tmp = fieldname(insn, 11, 5); \
10569
11
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10570
11
    return S; \
10571
11
  case 291: \
10572
10
    tmp = fieldname(insn, 6, 5); \
10573
10
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10574
10
    tmp = fieldname(insn, 11, 5); \
10575
10
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10576
10
    tmp = fieldname(insn, 16, 4); \
10577
10
    MCOperand_CreateImm0(MI, tmp); \
10578
10
    return S; \
10579
37
  case 292: \
10580
37
    tmp = fieldname(insn, 6, 5); \
10581
37
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10582
37
    tmp = fieldname(insn, 11, 5); \
10583
37
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10584
37
    tmp = fieldname(insn, 16, 3); \
10585
37
    MCOperand_CreateImm0(MI, tmp); \
10586
37
    return S; \
10587
37
  case 293: \
10588
30
    tmp = fieldname(insn, 6, 5); \
10589
30
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10590
30
    tmp = fieldname(insn, 11, 5); \
10591
30
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10592
30
    tmp = fieldname(insn, 16, 2); \
10593
30
    MCOperand_CreateImm0(MI, tmp); \
10594
30
    return S; \
10595
30
  case 294: \
10596
19
    tmp = fieldname(insn, 6, 5); \
10597
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10598
19
    tmp = fieldname(insn, 11, 5); \
10599
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10600
19
    tmp = fieldname(insn, 16, 1); \
10601
19
    MCOperand_CreateImm0(MI, tmp); \
10602
19
    return S; \
10603
123
  case 295: \
10604
123
    tmp = fieldname(insn, 6, 5); \
10605
123
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10606
123
    tmp = fieldname(insn, 11, 5); \
10607
123
    if (!Check(&S, DecodeMSACtrlRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10608
123
    return S; \
10609
123
  case 296: \
10610
37
    tmp = fieldname(insn, 6, 5); \
10611
37
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10612
37
    tmp = fieldname(insn, 11, 5); \
10613
37
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10614
37
    tmp = fieldname(insn, 16, 4); \
10615
37
    MCOperand_CreateImm0(MI, tmp); \
10616
37
    return S; \
10617
268
  case 297: \
10618
268
    tmp = fieldname(insn, 6, 5); \
10619
268
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10620
268
    tmp = fieldname(insn, 11, 5); \
10621
268
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10622
268
    tmp = fieldname(insn, 16, 3); \
10623
268
    MCOperand_CreateImm0(MI, tmp); \
10624
268
    return S; \
10625
268
  case 298: \
10626
56
    tmp = fieldname(insn, 6, 5); \
10627
56
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10628
56
    tmp = fieldname(insn, 11, 5); \
10629
56
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10630
56
    tmp = fieldname(insn, 16, 2); \
10631
56
    MCOperand_CreateImm0(MI, tmp); \
10632
56
    return S; \
10633
56
  case 299: \
10634
10
    tmp = fieldname(insn, 6, 5); \
10635
10
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10636
10
    tmp = fieldname(insn, 11, 5); \
10637
10
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10638
10
    tmp = fieldname(insn, 16, 1); \
10639
10
    MCOperand_CreateImm0(MI, tmp); \
10640
10
    return S; \
10641
18
  case 300: \
10642
18
    tmp = fieldname(insn, 6, 5); \
10643
18
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10644
18
    tmp = fieldname(insn, 11, 5); \
10645
18
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10646
18
    return S; \
10647
79
  case 301: \
10648
79
    tmp = fieldname(insn, 6, 5); \
10649
79
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10650
79
    tmp = fieldname(insn, 6, 5); \
10651
79
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10652
79
    tmp = fieldname(insn, 11, 5); \
10653
79
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10654
79
    tmp = fieldname(insn, 16, 4); \
10655
79
    MCOperand_CreateImm0(MI, tmp); \
10656
79
    return S; \
10657
79
  case 302: \
10658
43
    tmp = fieldname(insn, 6, 5); \
10659
43
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10660
43
    tmp = fieldname(insn, 6, 5); \
10661
43
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10662
43
    tmp = fieldname(insn, 11, 5); \
10663
43
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10664
43
    tmp = fieldname(insn, 16, 3); \
10665
43
    MCOperand_CreateImm0(MI, tmp); \
10666
43
    return S; \
10667
43
  case 303: \
10668
20
    tmp = fieldname(insn, 6, 5); \
10669
20
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10670
20
    tmp = fieldname(insn, 6, 5); \
10671
20
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10672
20
    tmp = fieldname(insn, 11, 5); \
10673
20
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10674
20
    tmp = fieldname(insn, 16, 2); \
10675
20
    MCOperand_CreateImm0(MI, tmp); \
10676
20
    return S; \
10677
74
  case 304: \
10678
74
    tmp = fieldname(insn, 6, 5); \
10679
74
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10680
74
    tmp = fieldname(insn, 6, 5); \
10681
74
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10682
74
    tmp = fieldname(insn, 11, 5); \
10683
74
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10684
74
    tmp = fieldname(insn, 16, 1); \
10685
74
    MCOperand_CreateImm0(MI, tmp); \
10686
74
    return S; \
10687
83
  case 305: \
10688
83
    if (!Check(&S, DecodeINSVE_DF(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10689
83
    return S; \
10690
211
  case 306: \
10691
211
    tmp = fieldname(insn, 6, 5); \
10692
211
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10693
211
    tmp = fieldname(insn, 11, 5); \
10694
211
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10695
211
    tmp = fieldname(insn, 16, 5); \
10696
211
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10697
211
    return S; \
10698
211
  case 307: \
10699
40
    tmp = fieldname(insn, 6, 5); \
10700
40
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10701
40
    tmp = fieldname(insn, 11, 5); \
10702
40
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10703
40
    tmp = fieldname(insn, 16, 5); \
10704
40
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10705
40
    return S; \
10706
75
  case 308: \
10707
75
    tmp = fieldname(insn, 6, 5); \
10708
75
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10709
75
    tmp = fieldname(insn, 11, 5); \
10710
75
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10711
75
    return S; \
10712
117
  case 309: \
10713
117
    tmp = fieldname(insn, 6, 5); \
10714
117
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10715
117
    tmp = fieldname(insn, 11, 5); \
10716
117
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10717
117
    return S; \
10718
117
  case 310: \
10719
12
    tmp = fieldname(insn, 6, 5); \
10720
12
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10721
12
    tmp = fieldname(insn, 11, 5); \
10722
12
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10723
12
    return S; \
10724
12
  case 311: \
10725
12
    tmp = fieldname(insn, 6, 5); \
10726
12
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10727
12
    tmp = fieldname(insn, 11, 5); \
10728
12
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10729
12
    return S; \
10730
47
  case 312: \
10731
47
    tmp = fieldname(insn, 6, 5); \
10732
47
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10733
47
    tmp = fieldname(insn, 11, 5); \
10734
47
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10735
47
    return S; \
10736
47
  case 313: \
10737
12
    tmp = fieldname(insn, 6, 5); \
10738
12
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10739
12
    tmp = fieldname(insn, 11, 5); \
10740
12
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10741
12
    return S; \
10742
12
  case 314: \
10743
10
    tmp = fieldname(insn, 6, 5); \
10744
10
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10745
10
    tmp = fieldname(insn, 11, 5); \
10746
10
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10747
10
    return S; \
10748
67
  case 315: \
10749
67
    tmp = fieldname(insn, 6, 5); \
10750
67
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10751
67
    tmp = fieldname(insn, 11, 5); \
10752
67
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10753
67
    return S; \
10754
67
  case 316: \
10755
18
    tmp = fieldname(insn, 6, 5); \
10756
18
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10757
18
    tmp = fieldname(insn, 11, 5); \
10758
18
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10759
18
    return S; \
10760
937
  case 317: \
10761
937
    if (!Check(&S, DecodeMSA128Mem(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10762
937
    return S; \
10763
937
  case 318: \
10764
6
    tmp = fieldname(insn, 16, 5); \
10765
6
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10766
6
    tmp = fieldname(insn, 21, 5); \
10767
6
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10768
6
    tmp = fieldname(insn, 6, 5); \
10769
6
    MCOperand_CreateImm0(MI, tmp); \
10770
6
    tmp = fieldname(insn, 11, 5); \
10771
6
    if (!Check(&S, DecodeUImmWithOffset_5_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10772
6
    return S; \
10773
6
  case 319: \
10774
0
    tmp = fieldname(insn, 16, 5); \
10775
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10776
0
    tmp = fieldname(insn, 21, 5); \
10777
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10778
0
    tmp = fieldname(insn, 6, 5); \
10779
0
    MCOperand_CreateImm0(MI, tmp); \
10780
0
    tmp = fieldname(insn, 11, 5); \
10781
0
    if (!Check(&S, DecodeInsSize(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10782
0
    tmp = fieldname(insn, 16, 5); \
10783
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10784
0
    return S; \
10785
0
  case 320: \
10786
0
    tmp = fieldname(insn, 21, 5); \
10787
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10788
0
    tmp = fieldname(insn, 11, 5); \
10789
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10790
0
    tmp = fieldname(insn, 16, 5); \
10791
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10792
0
    return S; \
10793
41
  case 321: \
10794
41
    tmp = fieldname(insn, 11, 5); \
10795
41
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10796
41
    tmp = fieldname(insn, 21, 5); \
10797
41
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10798
41
    tmp = fieldname(insn, 16, 5); \
10799
41
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10800
41
    return S; \
10801
41
  case 322: \
10802
18
    tmp = fieldname(insn, 16, 5); \
10803
18
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10804
18
    tmp = fieldname(insn, 16, 5); \
10805
18
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10806
18
    tmp = fieldname(insn, 21, 5); \
10807
18
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10808
18
    return S; \
10809
38
  case 323: \
10810
38
    tmp = fieldname(insn, 11, 5); \
10811
38
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10812
38
    tmp = fieldname(insn, 21, 5); \
10813
38
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10814
38
    tmp = fieldname(insn, 16, 5); \
10815
38
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10816
38
    return S; \
10817
38
  case 324: \
10818
10
    tmp = fieldname(insn, 11, 5); \
10819
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10820
10
    tmp = fieldname(insn, 21, 5); \
10821
10
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10822
10
    return S; \
10823
34
  case 325: \
10824
34
    tmp = fieldname(insn, 11, 5); \
10825
34
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10826
34
    tmp = fieldname(insn, 21, 5); \
10827
34
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10828
34
    tmp = fieldname(insn, 16, 5); \
10829
34
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10830
34
    return S; \
10831
34
  case 326: \
10832
8
    tmp = fieldname(insn, 11, 5); \
10833
8
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10834
8
    tmp = fieldname(insn, 21, 5); \
10835
8
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10836
8
    tmp = fieldname(insn, 16, 5); \
10837
8
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10838
8
    return S; \
10839
41
  case 327: \
10840
41
    tmp = fieldname(insn, 16, 5); \
10841
41
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10842
41
    tmp = fieldname(insn, 21, 5); \
10843
41
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10844
41
    tmp = fieldname(insn, 11, 5); \
10845
41
    MCOperand_CreateImm0(MI, tmp); \
10846
41
    tmp = fieldname(insn, 16, 5); \
10847
41
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10848
41
    return S; \
10849
41
  case 328: \
10850
15
    tmp = fieldname(insn, 11, 5); \
10851
15
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10852
15
    tmp = fieldname(insn, 16, 5); \
10853
15
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10854
15
    return S; \
10855
15
  case 329: \
10856
1
    tmp = fieldname(insn, 11, 5); \
10857
1
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10858
1
    tmp = fieldname(insn, 16, 10); \
10859
1
    MCOperand_CreateImm0(MI, tmp); \
10860
1
    return S; \
10861
24
  case 330: \
10862
24
    tmp = fieldname(insn, 11, 5); \
10863
24
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10864
24
    tmp = fieldname(insn, 16, 5); \
10865
24
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10866
24
    return S; \
10867
24
  case 331: \
10868
10
    tmp = fieldname(insn, 11, 5); \
10869
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10870
10
    tmp = fieldname(insn, 16, 5); \
10871
10
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10872
10
    return S; \
10873
29
  case 332: \
10874
29
    tmp = fieldname(insn, 11, 5); \
10875
29
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10876
29
    tmp = fieldname(insn, 16, 5); \
10877
29
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10878
29
    return S; \
10879
37
  case 333: \
10880
37
    tmp = fieldname(insn, 11, 5); \
10881
37
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10882
37
    tmp = fieldname(insn, 16, 5); \
10883
37
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10884
37
    tmp = fieldname(insn, 21, 5); \
10885
37
    MCOperand_CreateImm0(MI, tmp); \
10886
37
    return S; \
10887
37
  case 334: \
10888
26
    tmp = fieldname(insn, 11, 5); \
10889
26
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10890
26
    tmp = fieldname(insn, 16, 5); \
10891
26
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10892
26
    tmp = fieldname(insn, 21, 5); \
10893
26
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10894
26
    return S; \
10895
26
  case 335: \
10896
10
    tmp = fieldname(insn, 11, 5); \
10897
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10898
10
    tmp = fieldname(insn, 16, 5); \
10899
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10900
10
    tmp = fieldname(insn, 21, 5); \
10901
10
    MCOperand_CreateImm0(MI, tmp); \
10902
10
    return S; \
10903
10
  case 336: \
10904
0
    if (!Check(&S, DecodeMemEVA(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10905
0
    return S; \
10906
39
  case 337: \
10907
39
    if (!Check(&S, DecodeCacheeOp_CacheOpR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10908
39
    return S; \
10909
39
  case 338: \
10910
10
    tmp = fieldname(insn, 16, 5); \
10911
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10912
10
    tmp = fieldname(insn, 21, 5); \
10913
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10914
10
    tmp = fieldname(insn, 11, 5); \
10915
10
    MCOperand_CreateImm0(MI, tmp); \
10916
10
    tmp = fieldname(insn, 16, 5); \
10917
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10918
10
    return S; \
10919
21
  case 339: \
10920
21
    tmp = fieldname(insn, 16, 5); \
10921
21
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10922
21
    tmp = fieldname(insn, 11, 2); \
10923
21
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10924
21
    tmp = fieldname(insn, 21, 5); \
10925
21
    MCOperand_CreateImm0(MI, tmp); \
10926
21
    return S; \
10927
48
  case 340: \
10928
48
    tmp = fieldname(insn, 16, 5); \
10929
48
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10930
48
    tmp = fieldname(insn, 11, 2); \
10931
48
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10932
48
    tmp = fieldname(insn, 21, 5); \
10933
48
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10934
48
    return S; \
10935
48
  case 341: \
10936
21
    tmp = fieldname(insn, 11, 5); \
10937
21
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10938
21
    tmp = fieldname(insn, 16, 10); \
10939
21
    MCOperand_CreateImm0(MI, tmp); \
10940
21
    return S; \
10941
21
  case 342: \
10942
6
    tmp = fieldname(insn, 21, 5); \
10943
6
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10944
6
    tmp = fieldname(insn, 11, 10); \
10945
6
    MCOperand_CreateImm0(MI, tmp); \
10946
6
    return S; \
10947
269
  case 343: \
10948
269
    tmp = fieldname(insn, 11, 2); \
10949
269
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10950
269
    tmp = fieldname(insn, 20, 6); \
10951
269
    if (!Check(&S, DecodeSImmWithOffsetAndScale_6_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10952
269
    tmp = fieldname(insn, 11, 2); \
10953
269
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10954
269
    return S; \
10955
269
  case 344: \
10956
10
    tmp = fieldname(insn, 11, 2); \
10957
10
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10958
10
    tmp = fieldname(insn, 21, 5); \
10959
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10960
10
    tmp = fieldname(insn, 11, 2); \
10961
10
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10962
10
    return S; \
10963
10
  case 345: \
10964
3
    tmp = fieldname(insn, 16, 5); \
10965
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10966
3
    tmp = fieldname(insn, 11, 5); \
10967
3
    if (!Check(&S, DecodeHWRegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10968
3
    tmp = fieldname(insn, 6, 3); \
10969
0
    MCOperand_CreateImm0(MI, tmp); \
10970
0
    return S; \
10971
344
  case 346: \
10972
344
    if (!Check(&S, DecodeCacheOp(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10973
344
    return S; \
10974
832
  case 347: \
10975
832
    if (!Check(&S, DecodeFMem(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10976
832
    return S; \
10977
1.71k
  case 348: \
10978
1.71k
    if (!Check(&S, DecodeFMem2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10979
1.71k
    return S; \
10980
1.71k
  case 349: \
10981
0
    if (!Check(&S, DecodeDAHIDATI(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10982
0
    return S; \
10983
0
  case 350: \
10984
0
    tmp = fieldname(insn, 0, 16); \
10985
0
    MCOperand_CreateImm0(MI, tmp); \
10986
0
    return S; \
10987
1.04k
  case 351: \
10988
1.04k
    if (!Check(&S, DecodeBlezGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10989
1.04k
    return S; \
10990
1.04k
  case 352: \
10991
628
    if (!Check(&S, DecodeBgtzGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10992
628
    return S; \
10993
1.04k
  case 353: \
10994
1.04k
    if (!Check(&S, DecodeAddiGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10995
1.04k
    return S; \
10996
1.04k
  case 354: \
10997
40
    tmp = fieldname(insn, 16, 5); \
10998
40
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10999
40
    tmp = fieldname(insn, 0, 16); \
11000
40
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11001
40
    return S; \
11002
43
  case 355: \
11003
43
    tmp = fieldname(insn, 6, 5); \
11004
43
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11005
43
    tmp = fieldname(insn, 6, 5); \
11006
43
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11007
43
    tmp = fieldname(insn, 11, 5); \
11008
43
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11009
43
    tmp = fieldname(insn, 16, 5); \
11010
43
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11011
43
    return S; \
11012
83
  case 356: \
11013
83
    tmp = fieldname(insn, 6, 5); \
11014
83
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11015
83
    tmp = fieldname(insn, 6, 5); \
11016
83
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11017
83
    tmp = fieldname(insn, 11, 5); \
11018
83
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11019
83
    tmp = fieldname(insn, 16, 5); \
11020
83
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11021
83
    return S; \
11022
262
  case 357: \
11023
262
    tmp = fieldname(insn, 6, 5); \
11024
262
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11025
262
    tmp = fieldname(insn, 6, 5); \
11026
262
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11027
262
    tmp = fieldname(insn, 11, 5); \
11028
262
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11029
262
    tmp = fieldname(insn, 16, 5); \
11030
262
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11031
262
    return S; \
11032
262
  case 358: \
11033
46
    tmp = fieldname(insn, 6, 5); \
11034
46
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11035
46
    tmp = fieldname(insn, 11, 5); \
11036
46
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11037
46
    tmp = fieldname(insn, 16, 5); \
11038
46
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11039
46
    return S; \
11040
78
  case 359: \
11041
78
    tmp = fieldname(insn, 6, 5); \
11042
78
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11043
78
    tmp = fieldname(insn, 11, 5); \
11044
78
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11045
78
    tmp = fieldname(insn, 16, 5); \
11046
78
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11047
78
    return S; \
11048
78
  case 360: \
11049
35
    tmp = fieldname(insn, 6, 5); \
11050
35
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11051
35
    tmp = fieldname(insn, 11, 5); \
11052
35
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11053
35
    tmp = fieldname(insn, 16, 5); \
11054
35
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11055
35
    return S; \
11056
87
  case 361: \
11057
87
    tmp = fieldname(insn, 16, 5); \
11058
87
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11059
87
    tmp = fieldname(insn, 0, 16); \
11060
87
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11061
87
    return S; \
11062
235
  case 362: \
11063
235
    if (!Check(&S, DecodeFMemCop2R6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11064
235
    return S; \
11065
667
  case 363: \
11066
667
    if (!Check(&S, DecodeBlezlGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11067
667
    return S; \
11068
667
  case 364: \
11069
496
    if (!Check(&S, DecodeBgtzlGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11070
496
    return S; \
11071
530
  case 365: \
11072
530
    if (!Check(&S, DecodeDaddiGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11073
530
    return S; \
11074
530
  case 366: \
11075
0
    tmp = fieldname(insn, 16, 5); \
11076
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11077
0
    tmp = fieldname(insn, 21, 5); \
11078
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11079
0
    tmp = fieldname(insn, 0, 16); \
11080
0
    MCOperand_CreateImm0(MI, tmp); \
11081
0
    return S; \
11082
0
  case 367: \
11083
0
    if (!Check(&S, DecodeCRC(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11084
0
    return S; \
11085
0
  case 368: \
11086
0
    tmp = fieldname(insn, 11, 5); \
11087
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11088
0
    tmp = fieldname(insn, 21, 5); \
11089
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11090
0
    tmp = fieldname(insn, 16, 5); \
11091
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11092
0
    tmp = fieldname(insn, 6, 2); \
11093
0
    MCOperand_CreateImm0(MI, tmp); \
11094
0
    return S; \
11095
0
  case 369: \
11096
0
    tmp = fieldname(insn, 11, 5); \
11097
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11098
0
    tmp = fieldname(insn, 16, 5); \
11099
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11100
0
    return S; \
11101
0
  case 370: \
11102
0
    tmp = fieldname(insn, 11, 5); \
11103
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11104
0
    tmp = fieldname(insn, 21, 5); \
11105
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11106
0
    tmp = fieldname(insn, 16, 5); \
11107
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11108
0
    tmp = fieldname(insn, 6, 3); \
11109
0
    MCOperand_CreateImm0(MI, tmp); \
11110
0
    return S; \
11111
163
  case 371: \
11112
163
    if (!Check(&S, DecodeSpecial3LlSc(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11113
163
    return S; \
11114
163
  case 372: \
11115
0
    tmp = fieldname(insn, 21, 5); \
11116
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11117
0
    tmp = fieldname(insn, 8, 2); \
11118
0
    MCOperand_CreateImm0(MI, tmp); \
11119
0
    return S; \
11120
228
  case 373: \
11121
228
    tmp = fieldname(insn, 0, 26); \
11122
228
    if (!Check(&S, DecodeBranchTarget26(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11123
228
    return S; \
11124
672
  case 374: \
11125
672
    tmp = fieldname(insn, 21, 5); \
11126
672
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11127
672
    tmp = fieldname(insn, 0, 21); \
11128
672
    if (!Check(&S, DecodeBranchTarget21(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11129
672
    return S; \
11130
672
  case 375: \
11131
0
    tmp = fieldname(insn, 21, 5); \
11132
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11133
0
    tmp = fieldname(insn, 0, 18); \
11134
0
    if (!Check(&S, DecodeSimm18Lsl3(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11135
0
    return S; \
11136
0
  case 376: \
11137
0
    tmp = fieldname(insn, 21, 5); \
11138
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11139
0
    tmp = fieldname(insn, 0, 21); \
11140
0
    if (!Check(&S, DecodeBranchTarget21(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11141
0
    return S; \
11142
8
  case 377: \
11143
8
    tmp = fieldname(insn, 11, 5); \
11144
8
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11145
8
    tmp = fieldname(insn, 16, 5); \
11146
8
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11147
8
    tmp = fieldname(insn, 21, 5); \
11148
8
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11149
8
    return S; \
11150
75
  case 378: \
11151
75
    tmp = fieldname(insn, 21, 5); \
11152
75
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11153
75
    tmp = fieldname(insn, 16, 5); \
11154
75
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11155
75
    return S; \
11156
497
  case 379: \
11157
497
    tmp = fieldname(insn, 11, 5); \
11158
497
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11159
497
    tmp = fieldname(insn, 16, 5); \
11160
497
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11161
497
    tmp = fieldname(insn, 6, 5); \
11162
497
    MCOperand_CreateImm0(MI, tmp); \
11163
497
    return S; \
11164
497
  case 380: \
11165
18
    tmp = fieldname(insn, 16, 5); \
11166
18
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11167
18
    tmp = fieldname(insn, 11, 5); \
11168
18
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11169
18
    tmp = fieldname(insn, 0, 3); \
11170
18
    MCOperand_CreateImm0(MI, tmp); \
11171
18
    return S; \
11172
18
  case 381: \
11173
3
    tmp = fieldname(insn, 11, 5); \
11174
3
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11175
3
    tmp = fieldname(insn, 16, 5); \
11176
3
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11177
3
    tmp = fieldname(insn, 0, 3); \
11178
3
    MCOperand_CreateImm0(MI, tmp); \
11179
3
    return S; \
11180
58
  case 382: \
11181
58
    tmp = fieldname(insn, 16, 5); \
11182
58
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11183
58
    tmp = fieldname(insn, 11, 5); \
11184
58
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11185
58
    tmp = fieldname(insn, 0, 3); \
11186
58
    MCOperand_CreateImm0(MI, tmp); \
11187
58
    return S; \
11188
58
  case 383: \
11189
0
    tmp = fieldname(insn, 11, 5); \
11190
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11191
0
    tmp = fieldname(insn, 16, 5); \
11192
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11193
0
    tmp = fieldname(insn, 0, 3); \
11194
0
    MCOperand_CreateImm0(MI, tmp); \
11195
0
    return S; \
11196
0
  case 384: \
11197
0
    tmp = fieldname(insn, 13, 3); \
11198
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11199
0
    tmp = fieldname(insn, 16, 5); \
11200
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11201
0
    tmp = fieldname(insn, 21, 5); \
11202
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11203
0
    return S; \
11204
686
  case 385: \
11205
686
    tmp = fieldname(insn, 16, 5); \
11206
686
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11207
686
    tmp = fieldname(insn, 21, 5); \
11208
686
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11209
686
    tmp = fieldname(insn, 0, 16); \
11210
686
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11211
686
    return S; \
11212
686
  case 386: \
11213
38
    tmp = 0x0; \
11214
38
    tmp |= fieldname(insn, 11, 5) << 0; \
11215
38
    tmp |= fieldname(insn, 16, 5) << 0; \
11216
38
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11217
38
    tmp = fieldname(insn, 21, 5); \
11218
38
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11219
38
    return S; \
11220
38
  case 387: \
11221
0
    if (!Check(&S, DecodeDEXT(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11222
0
    return S; \
11223
0
  case 388: \
11224
0
    if (!Check(&S, DecodeDINS(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11225
0
    return S; \
11226
17
  case 389: \
11227
17
    tmp = fieldname(insn, 16, 5); \
11228
17
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11229
17
    tmp = fieldname(insn, 11, 5); \
11230
17
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11231
17
    return S; \
11232
248
  case 390: \
11233
248
    tmp = fieldname(insn, 11, 5); \
11234
248
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11235
248
    tmp = fieldname(insn, 16, 5); \
11236
248
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11237
248
    return S; \
11238
248
  case 391: \
11239
3
    tmp = fieldname(insn, 11, 5); \
11240
3
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11241
3
    tmp = fieldname(insn, 11, 5); \
11242
3
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11243
3
    tmp = fieldname(insn, 16, 5); \
11244
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11245
3
    return S; \
11246
454
  case 392: \
11247
454
    tmp = fieldname(insn, 6, 5); \
11248
454
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11249
454
    tmp = fieldname(insn, 11, 5); \
11250
454
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11251
454
    return S; \
11252
937
  case 393: \
11253
937
    tmp = fieldname(insn, 6, 5); \
11254
937
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11255
937
    tmp = fieldname(insn, 11, 5); \
11256
937
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11257
937
    tmp = fieldname(insn, 18, 3); \
11258
937
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11259
937
    tmp = fieldname(insn, 6, 5); \
11260
937
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11261
937
    return S; \
11262
937
  case 394: \
11263
70
    tmp = fieldname(insn, 6, 5); \
11264
70
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11265
70
    tmp = fieldname(insn, 11, 5); \
11266
70
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11267
70
    tmp = fieldname(insn, 16, 5); \
11268
70
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11269
70
    tmp = fieldname(insn, 6, 5); \
11270
70
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11271
70
    return S; \
11272
70
  case 395: \
11273
0
    tmp = fieldname(insn, 6, 5); \
11274
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11275
0
    tmp = fieldname(insn, 11, 5); \
11276
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11277
0
    tmp = fieldname(insn, 16, 5); \
11278
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11279
0
    return S; \
11280
9
  case 396: \
11281
9
    tmp = fieldname(insn, 8, 3); \
11282
9
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11283
9
    tmp = fieldname(insn, 11, 5); \
11284
9
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11285
9
    tmp = fieldname(insn, 16, 5); \
11286
9
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11287
9
    return S; \
11288
136
  case 397: \
11289
136
    tmp = fieldname(insn, 6, 5); \
11290
136
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11291
136
    tmp = fieldname(insn, 21, 5); \
11292
136
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11293
136
    tmp = fieldname(insn, 16, 5); \
11294
136
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11295
136
    return S; \
11296
208
  case 398: \
11297
208
    tmp = fieldname(insn, 11, 5); \
11298
208
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11299
208
    tmp = fieldname(insn, 21, 5); \
11300
208
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11301
208
    tmp = fieldname(insn, 16, 5); \
11302
208
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11303
208
    return S; \
11304
208
  case 399: \
11305
102
    tmp = fieldname(insn, 6, 5); \
11306
102
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11307
102
    tmp = fieldname(insn, 21, 5); \
11308
102
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11309
102
    tmp = fieldname(insn, 11, 5); \
11310
102
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11311
102
    tmp = fieldname(insn, 16, 5); \
11312
102
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11313
102
    return S; \
11314
102
  case 400: \
11315
0
    tmp = fieldname(insn, 0, 2); \
11316
0
    MCOperand_CreateImm0(MI, tmp); \
11317
0
    return S; \
11318
102
  case 401: \
11319
0
    tmp = fieldname(insn, 0, 3); \
11320
0
    MCOperand_CreateImm0(MI, tmp); \
11321
0
    return S; \
11322
102
  case 402: \
11323
0
    tmp = fieldname(insn, 5, 5); \
11324
0
    if (!Check(&S, DecodeGPRNM32NZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11325
0
    tmp = fieldname(insn, 0, 5); \
11326
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11327
0
    return S; \
11328
0
  case 403: \
11329
0
    tmp = fieldname(insn, 7, 3); \
11330
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11331
0
    tmp = fieldname(insn, 0, 7) << 2; \
11332
0
    if (!Check(&S, DecodeMemNM_6_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11333
0
    return S; \
11334
0
  case 404: \
11335
0
    tmp = 0x0; \
11336
0
    tmp |= fieldname(insn, 0, 1) << 10; \
11337
0
    tmp |= fieldname(insn, 1, 9) << 1; \
11338
0
    if (!Check(&S, DecodeBranchTargetNM_10(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11339
0
    return S; \
11340
0
  case 405: \
11341
0
    tmp = fieldname(insn, 4, 4) << 4; \
11342
0
    MCOperand_CreateImm0(MI, tmp); \
11343
0
    tmp = 0x0; \
11344
0
    tmp |= fieldname(insn, 0, 4) << 0; \
11345
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11346
0
    if (!Check(&S, DecodeNMRegList16Operand(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11347
0
    return S; \
11348
0
  case 406: \
11349
0
    tmp = fieldname(insn, 7, 3); \
11350
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11351
0
    tmp = fieldname(insn, 4, 3); \
11352
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11353
0
    tmp = fieldname(insn, 0, 3); \
11354
0
    if (!Check(&S, DecodeUImm3Shift(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11355
0
    return S; \
11356
0
  case 407: \
11357
0
    tmp = fieldname(insn, 5, 5); \
11358
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11359
0
    tmp = fieldname(insn, 0, 5) << 2; \
11360
0
    if (!Check(&S, DecodeMemNM_7_0_Mips_GPRNMSPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11361
0
    return S; \
11362
0
  case 408: \
11363
0
    tmp = 0x0; \
11364
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11365
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11366
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11367
0
    tmp = 0x0; \
11368
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11369
0
    tmp |= fieldname(insn, 4, 1) << 4; \
11370
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11371
0
    return S; \
11372
0
  case 409: \
11373
0
    tmp = fieldname(insn, 7, 3); \
11374
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11375
0
    tmp = fieldname(insn, 4, 3); \
11376
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11377
0
    return S; \
11378
0
  case 410: \
11379
0
    tmp = fieldname(insn, 4, 3); \
11380
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11381
0
    tmp = fieldname(insn, 7, 3); \
11382
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11383
0
    return S; \
11384
0
  case 411: \
11385
0
    tmp = fieldname(insn, 1, 3); \
11386
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11387
0
    tmp = 0x0; \
11388
0
    tmp |= fieldname(insn, 4, 3) << 0; \
11389
0
    tmp |= fieldname(insn, 7, 3) << 5; \
11390
0
    if (!Check(&S, DecodeMemNMRX_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11391
0
    return S; \
11392
0
  case 412: \
11393
0
    tmp = fieldname(insn, 7, 3); \
11394
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11395
0
    tmp = fieldname(insn, 0, 7) << 2; \
11396
0
    if (!Check(&S, DecodeMemNM_9_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11397
0
    return S; \
11398
0
  case 413: \
11399
0
    tmp = fieldname(insn, 7, 3); \
11400
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11401
0
    tmp = 0x0; \
11402
0
    tmp |= fieldname(insn, 0, 2) << 0; \
11403
0
    tmp |= fieldname(insn, 4, 3) << 2; \
11404
0
    if (!Check(&S, DecodeMemNM_2_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11405
0
    return S; \
11406
0
  case 414: \
11407
0
    tmp = fieldname(insn, 7, 3); \
11408
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11409
0
    tmp = 0x0; \
11410
0
    tmp |= fieldname(insn, 0, 2) << 0; \
11411
0
    tmp |= fieldname(insn, 4, 3) << 2; \
11412
0
    if (!Check(&S, DecodeMemNM_2_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11413
0
    return S; \
11414
0
  case 415: \
11415
0
    tmp = fieldname(insn, 7, 3); \
11416
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11417
0
    tmp = fieldname(insn, 0, 6) << 2; \
11418
0
    if (!Check(&S, DecodeUImmWithReg_8_0_1_Mips_SP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11419
0
    return S; \
11420
0
  case 416: \
11421
0
    tmp = 0x0; \
11422
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11423
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11424
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11425
0
    tmp = 0x0; \
11426
0
    tmp |= fieldname(insn, 0, 3) << 4; \
11427
0
    tmp |= fieldname(insn, 3, 1) << 3; \
11428
0
    tmp |= fieldname(insn, 4, 1) << 8; \
11429
0
    tmp |= fieldname(insn, 8, 1) << 2; \
11430
0
    if (!Check(&S, DecodeMemNM4x4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11431
0
    return S; \
11432
0
  case 417: \
11433
0
    tmp = fieldname(insn, 7, 3); \
11434
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11435
0
    tmp = 0x0; \
11436
0
    tmp |= fieldname(insn, 1, 2) << 1; \
11437
0
    tmp |= fieldname(insn, 4, 3) << 3; \
11438
0
    if (!Check(&S, DecodeMemNM_3_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11439
0
    return S; \
11440
0
  case 418: \
11441
0
    tmp = fieldname(insn, 7, 3); \
11442
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11443
0
    tmp = 0x0; \
11444
0
    tmp |= fieldname(insn, 1, 2) << 1; \
11445
0
    tmp |= fieldname(insn, 4, 3) << 3; \
11446
0
    if (!Check(&S, DecodeMemNM_3_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11447
0
    return S; \
11448
0
  case 419: \
11449
0
    tmp = fieldname(insn, 7, 3); \
11450
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11451
0
    tmp = fieldname(insn, 4, 3); \
11452
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11453
0
    tmp = fieldname(insn, 0, 3) << 2; \
11454
0
    MCOperand_CreateImm0(MI, tmp); \
11455
0
    return S; \
11456
0
  case 420: \
11457
0
    tmp = fieldname(insn, 5, 5); \
11458
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11459
0
    tmp = fieldname(insn, 5, 5); \
11460
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11461
0
    tmp = 0x0; \
11462
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11463
0
    tmp |= fieldname(insn, 4, 1) << 3; \
11464
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_4_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11465
0
    return S; \
11466
0
  case 421: \
11467
0
    tmp = fieldname(insn, 7, 3); \
11468
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11469
0
    tmp = fieldname(insn, 0, 7) << 2; \
11470
0
    if (!Check(&S, DecodeMemNM_6_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11471
0
    return S; \
11472
0
  case 422: \
11473
0
    tmp = fieldname(insn, 7, 3); \
11474
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11475
0
    tmp = 0x0; \
11476
0
    tmp |= fieldname(insn, 0, 1) << 7; \
11477
0
    tmp |= fieldname(insn, 1, 6) << 1; \
11478
0
    if (!Check(&S, DecodeBranchTargetNM_7(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11479
0
    return S; \
11480
0
  case 423: \
11481
0
    tmp = fieldname(insn, 1, 3); \
11482
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11483
0
    tmp = fieldname(insn, 4, 3); \
11484
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11485
0
    tmp = fieldname(insn, 7, 3); \
11486
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11487
0
    return S; \
11488
0
  case 424: \
11489
0
    tmp = 0x0; \
11490
0
    tmp |= fieldname(insn, 3, 1) << 1; \
11491
0
    tmp |= fieldname(insn, 8, 1) << 0; \
11492
0
    if (!Check(&S, DecodeGPRNM2R1RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11493
0
    tmp = 0x0; \
11494
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11495
0
    tmp |= fieldname(insn, 4, 1) << 4; \
11496
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11497
0
    tmp = 0x0; \
11498
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11499
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11500
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11501
0
    return S; \
11502
0
  case 425: \
11503
0
    tmp = fieldname(insn, 7, 3); \
11504
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11505
0
    tmp = fieldname(insn, 0, 7); \
11506
0
    if (!Check(&S, DecodeImmM1To126(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11507
0
    return S; \
11508
0
  case 426: \
11509
0
    tmp = fieldname(insn, 7, 3); \
11510
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11511
0
    tmp = fieldname(insn, 0, 7) << 2; \
11512
0
    if (!Check(&S, DecodeMemNM_9_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11513
0
    return S; \
11514
0
  case 427: \
11515
0
    tmp = fieldname(insn, 5, 5); \
11516
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11517
0
    return S; \
11518
0
  case 428: \
11519
0
    tmp = fieldname(insn, 4, 1); \
11520
0
    if (!Check(&S, DecodeGPRNMRARegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11521
0
    tmp = fieldname(insn, 5, 5); \
11522
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11523
0
    return S; \
11524
0
  case 429: \
11525
0
    if (!Check(&S, DecodeBranchConflictNM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11526
0
    return S; \
11527
0
  case 430: \
11528
0
    tmp = fieldname(insn, 7, 3); \
11529
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11530
0
    tmp = fieldname(insn, 4, 3); \
11531
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11532
0
    tmp = fieldname(insn, 0, 4); \
11533
0
    if (!Check(&S, DecodeUImm4Mask(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11534
0
    return S; \
11535
0
  case 431: \
11536
0
    tmp = 0x0; \
11537
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11538
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11539
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11540
0
    tmp = 0x0; \
11541
0
    tmp |= fieldname(insn, 0, 3) << 4; \
11542
0
    tmp |= fieldname(insn, 3, 1) << 3; \
11543
0
    tmp |= fieldname(insn, 4, 1) << 8; \
11544
0
    tmp |= fieldname(insn, 8, 1) << 2; \
11545
0
    if (!Check(&S, DecodeMemNM4x4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11546
0
    return S; \
11547
0
  case 432: \
11548
0
    tmp = 0x0; \
11549
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11550
0
    tmp |= fieldname(insn, 4, 1) << 4; \
11551
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11552
0
    tmp = 0x0; \
11553
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11554
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11555
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11556
0
    tmp = 0x0; \
11557
0
    tmp |= fieldname(insn, 3, 1) << 1; \
11558
0
    tmp |= fieldname(insn, 8, 1) << 0; \
11559
0
    if (!Check(&S, DecodeGPRNM2R1RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11560
0
    return S; \
11561
0
  case 433: \
11562
0
    tmp = fieldname(insn, 0, 18); \
11563
0
    MCOperand_CreateImm0(MI, tmp); \
11564
0
    return S; \
11565
0
  case 434: \
11566
0
    tmp = fieldname(insn, 0, 19); \
11567
0
    MCOperand_CreateImm0(MI, tmp); \
11568
0
    return S; \
11569
0
  case 435: \
11570
0
    tmp = fieldname(insn, 21, 5); \
11571
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11572
0
    tmp = fieldname(insn, 16, 5); \
11573
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11574
0
    tmp = fieldname(insn, 0, 16); \
11575
0
    MCOperand_CreateImm0(MI, tmp); \
11576
0
    return S; \
11577
0
  case 436: \
11578
0
    tmp = fieldname(insn, 21, 5); \
11579
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11580
0
    tmp = 0x0; \
11581
0
    tmp |= fieldname(insn, 0, 1) << 21; \
11582
0
    tmp |= fieldname(insn, 1, 20) << 1; \
11583
0
    if (!Check(&S, DecodeAddressPCRelNM_22(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11584
0
    return S; \
11585
0
  case 437: \
11586
0
    tmp = fieldname(insn, 24, 1); \
11587
0
    if (!Check(&S, DecodeGPRNM1R1RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11588
0
    tmp = 0x0; \
11589
0
    tmp |= fieldname(insn, 21, 3) << 0; \
11590
0
    tmp |= fieldname(insn, 25, 1) << 4; \
11591
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11592
0
    tmp = 0x0; \
11593
0
    tmp |= fieldname(insn, 0, 1) << 21; \
11594
0
    tmp |= fieldname(insn, 1, 20) << 1; \
11595
0
    if (!Check(&S, DecodeBranchTargetNM_21(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11596
0
    return S; \
11597
0
  case 438: \
11598
0
    tmp = fieldname(insn, 16, 5); \
11599
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11600
0
    tmp = fieldname(insn, 21, 5); \
11601
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11602
0
    tmp = fieldname(insn, 11, 5); \
11603
0
    MCOperand_CreateImm0(MI, tmp); \
11604
0
    return S; \
11605
0
  case 439: \
11606
0
    tmp = fieldname(insn, 21, 5); \
11607
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11608
0
    tmp = fieldname(insn, 16, 5); \
11609
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11610
0
    tmp = fieldname(insn, 11, 5); \
11611
0
    MCOperand_CreateImm0(MI, tmp); \
11612
0
    return S; \
11613
0
  case 440: \
11614
0
    tmp = fieldname(insn, 11, 5); \
11615
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11616
0
    tmp = fieldname(insn, 16, 10); \
11617
0
    if (!Check(&S, DecodeMemNMRX_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11618
0
    return S; \
11619
0
  case 441: \
11620
0
    tmp = fieldname(insn, 21, 5); \
11621
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11622
0
    tmp = fieldname(insn, 16, 5); \
11623
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11624
0
    return S; \
11625
0
  case 442: \
11626
0
    tmp = fieldname(insn, 11, 5); \
11627
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11628
0
    tmp = fieldname(insn, 16, 5); \
11629
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11630
0
    tmp = fieldname(insn, 21, 5); \
11631
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11632
0
    tmp = fieldname(insn, 9, 2); \
11633
0
    MCOperand_CreateImm0(MI, tmp); \
11634
0
    return S; \
11635
0
  case 443: \
11636
0
    tmp = fieldname(insn, 11, 5); \
11637
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11638
0
    tmp = fieldname(insn, 16, 5); \
11639
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11640
0
    tmp = fieldname(insn, 21, 5); \
11641
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11642
0
    return S; \
11643
0
  case 444: \
11644
0
    tmp = fieldname(insn, 11, 5); \
11645
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11646
0
    tmp = fieldname(insn, 16, 5); \
11647
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11648
0
    tmp = fieldname(insn, 21, 5); \
11649
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11650
0
    tmp = fieldname(insn, 11, 5); \
11651
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11652
0
    return S; \
11653
0
  case 445: \
11654
0
    tmp = fieldname(insn, 11, 5); \
11655
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11656
0
    tmp = fieldname(insn, 16, 5); \
11657
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11658
0
    tmp = fieldname(insn, 21, 5); \
11659
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11660
0
    tmp = fieldname(insn, 6, 5); \
11661
0
    MCOperand_CreateImm0(MI, tmp); \
11662
0
    return S; \
11663
0
  case 446: \
11664
0
    tmp = fieldname(insn, 16, 5); \
11665
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11666
0
    tmp = fieldname(insn, 11, 5); \
11667
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11668
0
    tmp = fieldname(insn, 21, 5); \
11669
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11670
0
    return S; \
11671
0
  case 447: \
11672
0
    tmp = fieldname(insn, 21, 5); \
11673
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11674
0
    tmp = fieldname(insn, 21, 5); \
11675
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11676
0
    tmp = fieldname(insn, 16, 5); \
11677
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11678
0
    return S; \
11679
0
  case 448: \
11680
0
    tmp = fieldname(insn, 21, 5); \
11681
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11682
0
    tmp = fieldname(insn, 11, 10); \
11683
0
    if (!Check(&S, DecodeCOP0SelRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11684
0
    return S; \
11685
0
  case 449: \
11686
0
    tmp = fieldname(insn, 21, 5); \
11687
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11688
0
    tmp = fieldname(insn, 16, 5); \
11689
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11690
0
    tmp = fieldname(insn, 10, 1); \
11691
0
    MCOperand_CreateImm0(MI, tmp); \
11692
0
    tmp = fieldname(insn, 11, 5); \
11693
0
    MCOperand_CreateImm0(MI, tmp); \
11694
0
    tmp = fieldname(insn, 3, 1); \
11695
0
    MCOperand_CreateImm0(MI, tmp); \
11696
0
    return S; \
11697
0
  case 450: \
11698
0
    tmp = fieldname(insn, 16, 5); \
11699
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11700
0
    tmp = fieldname(insn, 21, 5); \
11701
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11702
0
    tmp = fieldname(insn, 10, 1); \
11703
0
    MCOperand_CreateImm0(MI, tmp); \
11704
0
    tmp = fieldname(insn, 11, 5); \
11705
0
    MCOperand_CreateImm0(MI, tmp); \
11706
0
    tmp = fieldname(insn, 3, 1); \
11707
0
    MCOperand_CreateImm0(MI, tmp); \
11708
0
    return S; \
11709
0
  case 451: \
11710
0
    tmp = fieldname(insn, 21, 5); \
11711
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11712
0
    return S; \
11713
0
  case 452: \
11714
0
    tmp = fieldname(insn, 16, 5); \
11715
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11716
0
    tmp = fieldname(insn, 21, 2); \
11717
0
    MCOperand_CreateImm0(MI, tmp); \
11718
0
    return S; \
11719
0
  case 453: \
11720
0
    tmp = fieldname(insn, 16, 5); \
11721
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11722
0
    return S; \
11723
0
  case 454: \
11724
0
    tmp = 0x0; \
11725
0
    tmp |= fieldname(insn, 0, 1) << 25; \
11726
0
    tmp |= fieldname(insn, 1, 24) << 1; \
11727
0
    if (!Check(&S, DecodeBranchTargetNM_25(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11728
0
    return S; \
11729
0
  case 455: \
11730
0
    tmp = fieldname(insn, 21, 5); \
11731
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11732
0
    tmp = fieldname(insn, 2, 19) << 2; \
11733
0
    if (!Check(&S, DecodeUImmWithReg_21_0_1_Mips_GP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11734
0
    return S; \
11735
0
  case 456: \
11736
0
    tmp = fieldname(insn, 21, 5); \
11737
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11738
0
    tmp = fieldname(insn, 2, 19) << 2; \
11739
0
    if (!Check(&S, DecodeMemNM_21_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11740
0
    return S; \
11741
0
  case 457: \
11742
0
    tmp = fieldname(insn, 21, 5); \
11743
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11744
0
    tmp = fieldname(insn, 0, 18); \
11745
0
    if (!Check(&S, DecodeMemNM_18_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11746
0
    return S; \
11747
0
  case 458: \
11748
0
    tmp = fieldname(insn, 21, 5); \
11749
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11750
0
    tmp = fieldname(insn, 0, 18); \
11751
0
    if (!Check(&S, DecodeUImmWithReg_18_0_1_Mips_GP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11752
0
    return S; \
11753
0
  case 459: \
11754
0
    tmp = fieldname(insn, 21, 5); \
11755
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11756
0
    tmp = fieldname(insn, 1, 17) << 1; \
11757
0
    if (!Check(&S, DecodeMemNM_18_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11758
0
    return S; \
11759
0
  case 460: \
11760
0
    tmp = fieldname(insn, 21, 5); \
11761
0
    if (!Check(&S, DecodeGPRNM32NZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11762
0
    tmp = fieldname(insn, 16, 5); \
11763
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11764
0
    return S; \
11765
0
  case 461: \
11766
0
    tmp = fieldname(insn, 21, 5); \
11767
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11768
0
    tmp = fieldname(insn, 16, 5); \
11769
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11770
0
    tmp = fieldname(insn, 0, 12); \
11771
0
    MCOperand_CreateImm0(MI, tmp); \
11772
0
    return S; \
11773
0
  case 462: \
11774
0
    tmp = fieldname(insn, 3, 9) << 3; \
11775
0
    MCOperand_CreateImm0(MI, tmp); \
11776
0
    tmp = 0x0; \
11777
0
    tmp |= fieldname(insn, 2, 1) << 0; \
11778
0
    tmp |= fieldname(insn, 16, 4) << 1; \
11779
0
    tmp |= fieldname(insn, 21, 5) << 5; \
11780
0
    if (!Check(&S, DecodeNMRegListOperand(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11781
0
    return S; \
11782
0
  case 463: \
11783
0
    tmp = fieldname(insn, 21, 5); \
11784
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11785
0
    tmp = fieldname(insn, 16, 5); \
11786
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11787
0
    tmp = fieldname(insn, 0, 12); \
11788
0
    if (!Check(&S, DecodeNegImm12(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11789
0
    return S; \
11790
0
  case 464: \
11791
0
    tmp = fieldname(insn, 21, 5); \
11792
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11793
0
    tmp = fieldname(insn, 16, 5); \
11794
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11795
0
    tmp = fieldname(insn, 0, 5); \
11796
0
    MCOperand_CreateImm0(MI, tmp); \
11797
0
    return S; \
11798
0
  case 465: \
11799
0
    tmp = fieldname(insn, 21, 5); \
11800
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11801
0
    tmp = fieldname(insn, 16, 5); \
11802
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11803
0
    tmp = fieldname(insn, 0, 5); \
11804
0
    MCOperand_CreateImm0(MI, tmp); \
11805
0
    tmp = fieldname(insn, 7, 4) << 1; \
11806
0
    MCOperand_CreateImm0(MI, tmp); \
11807
0
    tmp = fieldname(insn, 6, 1); \
11808
0
    MCOperand_CreateImm0(MI, tmp); \
11809
0
    return S; \
11810
0
  case 466: \
11811
0
    tmp = fieldname(insn, 21, 5); \
11812
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11813
0
    tmp = fieldname(insn, 16, 5); \
11814
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11815
0
    tmp = fieldname(insn, 0, 5); \
11816
0
    MCOperand_CreateImm0(MI, tmp); \
11817
0
    tmp = fieldname(insn, 6, 5); \
11818
0
    if (!Check(&S, DecodeInsSize(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11819
0
    tmp = fieldname(insn, 21, 5); \
11820
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11821
0
    return S; \
11822
0
  case 467: \
11823
0
    tmp = fieldname(insn, 21, 5); \
11824
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11825
0
    tmp = fieldname(insn, 16, 5); \
11826
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11827
0
    tmp = fieldname(insn, 0, 5); \
11828
0
    MCOperand_CreateImm0(MI, tmp); \
11829
0
    tmp = fieldname(insn, 6, 5); \
11830
0
    if (!Check(&S, DecodeUImmWithOffset_5_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11831
0
    return S; \
11832
0
  case 468: \
11833
0
    tmp = fieldname(insn, 21, 5); \
11834
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11835
0
    tmp = 0x0; \
11836
0
    tmp |= fieldname(insn, 0, 12) << 0; \
11837
0
    tmp |= fieldname(insn, 16, 5) << 12; \
11838
0
    if (!Check(&S, DecodeMemNM_12_0_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11839
0
    return S; \
11840
0
  case 469: \
11841
0
    tmp = 0x0; \
11842
0
    tmp |= fieldname(insn, 0, 12) << 0; \
11843
0
    tmp |= fieldname(insn, 16, 5) << 12; \
11844
0
    if (!Check(&S, DecodeMemNM_12_0_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11845
0
    return S; \
11846
0
  case 470: \
11847
0
    tmp = fieldname(insn, 21, 5); \
11848
0
    MCOperand_CreateImm0(MI, tmp); \
11849
0
    tmp = 0x0; \
11850
0
    tmp |= fieldname(insn, 0, 12) << 0; \
11851
0
    tmp |= fieldname(insn, 16, 5) << 12; \
11852
0
    if (!Check(&S, DecodeMemNM_12_0_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11853
0
    return S; \
11854
0
  case 471: \
11855
0
    tmp = fieldname(insn, 16, 5); \
11856
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11857
0
    tmp = fieldname(insn, 21, 5); \
11858
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11859
0
    tmp = 0x0; \
11860
0
    tmp |= fieldname(insn, 0, 1) << 14; \
11861
0
    tmp |= fieldname(insn, 1, 13) << 1; \
11862
0
    if (!Check(&S, DecodeBranchTargetNM_14(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11863
0
    return S; \
11864
0
  case 472: \
11865
0
    tmp = fieldname(insn, 21, 5); \
11866
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11867
0
    tmp = 0x0; \
11868
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11869
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11870
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11871
0
    return S; \
11872
0
  case 473: \
11873
0
    tmp = fieldname(insn, 21, 5); \
11874
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11875
0
    tmp = 0x0; \
11876
0
    tmp |= fieldname(insn, 2, 6) << 2; \
11877
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11878
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11879
0
    return S; \
11880
0
  case 474: \
11881
0
    tmp = fieldname(insn, 21, 5); \
11882
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11883
0
    tmp = fieldname(insn, 3, 5); \
11884
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11885
0
    tmp = fieldname(insn, 16, 5); \
11886
0
    if (!Check(&S, DecodeMemZeroNM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11887
0
    return S; \
11888
0
  case 475: \
11889
0
    tmp = fieldname(insn, 21, 5); \
11890
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11891
0
    tmp = 0x0; \
11892
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11893
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11894
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11895
0
    tmp = fieldname(insn, 12, 3); \
11896
0
    if (!Check(&S, DecodeUImm3Shift(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11897
0
    return S; \
11898
0
  case 476: \
11899
0
    tmp = 0x0; \
11900
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11901
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11902
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11903
0
    return S; \
11904
0
  case 477: \
11905
0
    tmp = fieldname(insn, 21, 5); \
11906
0
    MCOperand_CreateImm0(MI, tmp); \
11907
0
    tmp = 0x0; \
11908
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11909
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11910
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11911
0
    return S; \
11912
0
  case 478: \
11913
0
    tmp = fieldname(insn, 21, 5); \
11914
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11915
0
    tmp = fieldname(insn, 21, 5); \
11916
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11917
0
    tmp = 0x0; \
11918
0
    tmp |= fieldname(insn, 2, 6) << 2; \
11919
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11920
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11921
0
    return S; \
11922
0
  case 479: \
11923
0
    tmp = fieldname(insn, 21, 5); \
11924
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11925
0
    tmp = fieldname(insn, 21, 5); \
11926
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11927
0
    tmp = fieldname(insn, 3, 5); \
11928
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11929
0
    tmp = fieldname(insn, 16, 5); \
11930
0
    if (!Check(&S, DecodeMemZeroNM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11931
0
    return S; \
11932
0
  case 480: \
11933
0
    tmp = fieldname(insn, 21, 5); \
11934
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11935
0
    tmp = fieldname(insn, 11, 7); \
11936
0
    MCOperand_CreateImm0(MI, tmp); \
11937
0
    tmp = 0x0; \
11938
0
    tmp |= fieldname(insn, 0, 1) << 11; \
11939
0
    tmp |= fieldname(insn, 1, 10) << 1; \
11940
0
    if (!Check(&S, DecodeBranchTargetNM_11(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11941
0
    return S; \
11942
0
  case 481: \
11943
0
    tmp = fieldname(insn, 21, 5); \
11944
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11945
0
    tmp = fieldname(insn, 11, 6); \
11946
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_32_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11947
0
    tmp = 0x0; \
11948
0
    tmp |= fieldname(insn, 0, 1) << 11; \
11949
0
    tmp |= fieldname(insn, 1, 10) << 1; \
11950
0
    if (!Check(&S, DecodeBranchTargetNM_11(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11951
0
    return S; \
11952
0
  case 482: \
11953
0
    tmp = fieldname(insn, 21, 5); \
11954
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11955
0
    tmp = 0x0; \
11956
0
    tmp |= fieldname(insn, 0, 1) << 19; \
11957
0
    tmp |= fieldname(insn, 2, 10) << 9; \
11958
0
    tmp |= fieldname(insn, 12, 9) << 0; \
11959
0
    if (!Check(&S, DecodeSImm32s12(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11960
0
    return S; \
11961
0
  case 483: \
11962
0
    tmp = fieldname(insn, 37, 5); \
11963
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11964
0
    tmp = 0x0; \
11965
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11966
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11967
0
    MCOperand_CreateImm0(MI, tmp); \
11968
0
    return S; \
11969
0
  case 484: \
11970
0
    tmp = fieldname(insn, 37, 5); \
11971
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11972
0
    tmp = fieldname(insn, 37, 5); \
11973
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11974
0
    tmp = 0x0; \
11975
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11976
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11977
0
    MCOperand_CreateImm0(MI, tmp); \
11978
0
    return S; \
11979
0
  case 485: \
11980
0
    tmp = fieldname(insn, 37, 5); \
11981
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11982
0
    tmp = 0x0; \
11983
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11984
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11985
0
    if (!Check(&S, DecodeSImmWithReg_32_0_1_Mips_GP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11986
0
    return S; \
11987
0
  case 486: \
11988
0
    tmp = fieldname(insn, 37, 5); \
11989
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11990
0
    tmp = 0x0; \
11991
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11992
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11993
0
    if (!Check(&S, DecodeAddressPCRelNM_32(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11994
0
    return S; \
11995
68.2k
  } \
11996
68.2k
}
Unexecuted instantiation: MipsDisassembler.c:decodeToMCInst_8
MipsDisassembler.c:decodeToMCInst_4
Line
Count
Source
8546
57.4k
    uint64_t Address, const void *Decoder, bool *DecodeComplete) \
8547
57.4k
{ \
8548
57.4k
  *DecodeComplete = true; \
8549
57.4k
  InsnType tmp; \
8550
57.4k
  switch (Idx) { \
8551
0
  default: /* llvm_unreachable("Invalid index!"); */ \
8552
0
  case 0: \
8553
0
    tmp = fieldname(insn, 0, 11); \
8554
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8555
0
    return S; \
8556
0
  case 1: \
8557
0
    tmp = fieldname(insn, 8, 3); \
8558
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8559
0
    tmp = fieldname(insn, 0, 8); \
8560
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8561
0
    return S; \
8562
0
  case 2: \
8563
0
    tmp = fieldname(insn, 8, 3); \
8564
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8565
0
    tmp = fieldname(insn, 8, 3); \
8566
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8567
0
    tmp = fieldname(insn, 0, 8); \
8568
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8569
0
    return S; \
8570
0
  case 3: \
8571
0
    tmp = fieldname(insn, 8, 3); \
8572
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8573
0
    tmp = fieldname(insn, 0, 8); \
8574
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8575
0
    return S; \
8576
0
  case 4: \
8577
0
    tmp = fieldname(insn, 0, 8); \
8578
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8579
0
    return S; \
8580
0
  case 5: \
8581
0
    tmp = 0x0; \
8582
0
    tmp |= fieldname(insn, 3, 2) << 3; \
8583
0
    tmp |= fieldname(insn, 5, 3) << 0; \
8584
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8585
0
    tmp = fieldname(insn, 0, 3); \
8586
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8587
0
    return S; \
8588
0
  case 6: \
8589
0
    tmp = fieldname(insn, 4, 4); \
8590
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8591
0
    tmp = fieldname(insn, 0, 4); \
8592
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8593
0
    return S; \
8594
0
  case 7: \
8595
0
    tmp = fieldname(insn, 8, 3); \
8596
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8597
0
    tmp = fieldname(insn, 0, 8); \
8598
0
    MCOperand_CreateImm0(MI, tmp); \
8599
0
    return S; \
8600
0
  case 8: \
8601
0
    tmp = fieldname(insn, 2, 3); \
8602
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8603
0
    tmp = fieldname(insn, 8, 3); \
8604
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8605
0
    tmp = fieldname(insn, 5, 3); \
8606
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8607
0
    return S; \
8608
0
  case 9: \
8609
0
    tmp = fieldname(insn, 8, 3); \
8610
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8611
0
    return S; \
8612
78
  case 10: \
8613
78
    return S; \
8614
0
  case 11: \
8615
0
    tmp = fieldname(insn, 8, 3); \
8616
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8617
0
    tmp = fieldname(insn, 5, 3); \
8618
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8619
0
    return S; \
8620
0
  case 12: \
8621
0
    tmp = fieldname(insn, 8, 3); \
8622
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8623
0
    tmp = fieldname(insn, 8, 3); \
8624
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8625
0
    tmp = fieldname(insn, 5, 3); \
8626
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8627
0
    return S; \
8628
0
  case 13: \
8629
0
    tmp = fieldname(insn, 8, 3); \
8630
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8631
0
    tmp = fieldname(insn, 8, 3); \
8632
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8633
0
    return S; \
8634
0
  case 14: \
8635
0
    tmp = fieldname(insn, 8, 3); \
8636
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8637
0
    tmp = 0x0; \
8638
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8639
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8640
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8641
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8642
0
    return S; \
8643
0
  case 15: \
8644
0
    tmp = 0x0; \
8645
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8646
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8647
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8648
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8649
0
    return S; \
8650
0
  case 16: \
8651
0
    tmp = fieldname(insn, 8, 3); \
8652
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8653
0
    tmp = 0x0; \
8654
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8655
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8656
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8657
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8658
0
    return S; \
8659
0
  case 17: \
8660
0
    tmp = fieldname(insn, 8, 3); \
8661
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8662
0
    tmp = fieldname(insn, 5, 3); \
8663
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8664
0
    tmp = 0x0; \
8665
0
    tmp |= fieldname(insn, 21, 1) << 5; \
8666
0
    tmp |= fieldname(insn, 22, 5) << 0; \
8667
0
    MCOperand_CreateImm0(MI, tmp); \
8668
0
    return S; \
8669
0
  case 18: \
8670
0
    tmp = 0x0; \
8671
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8672
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8673
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8674
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8675
0
    return S; \
8676
0
  case 19: \
8677
0
    if (!Check(&S, DecodeFIXMEInstruction(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8678
0
    return S; \
8679
0
  case 20: \
8680
0
    tmp = fieldname(insn, 8, 3); \
8681
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8682
0
    tmp = 0x0; \
8683
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8684
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8685
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8686
0
    MCOperand_CreateImm0(MI, tmp); \
8687
0
    return S; \
8688
0
  case 21: \
8689
0
    if (!Check(&S, DecodeFMem3(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8690
0
    return S; \
8691
0
  case 22: \
8692
0
    tmp = fieldname(insn, 16, 5); \
8693
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8694
0
    tmp = fieldname(insn, 0, 16); \
8695
0
    MCOperand_CreateImm0(MI, tmp); \
8696
0
    return S; \
8697
94
  case 23: \
8698
94
    tmp = fieldname(insn, 11, 5); \
8699
94
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8700
94
    tmp = fieldname(insn, 21, 5); \
8701
94
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8702
94
    tmp = fieldname(insn, 16, 5); \
8703
94
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8704
94
    return S; \
8705
94
  case 24: \
8706
0
    tmp = fieldname(insn, 21, 5); \
8707
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8708
0
    return S; \
8709
240
  case 25: \
8710
240
    tmp = fieldname(insn, 11, 5); \
8711
240
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8712
240
    tmp = fieldname(insn, 21, 5); \
8713
240
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8714
240
    return S; \
8715
240
  case 26: \
8716
0
    tmp = fieldname(insn, 11, 5); \
8717
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8718
0
    tmp = fieldname(insn, 21, 5); \
8719
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8720
0
    return S; \
8721
0
  case 27: \
8722
0
    tmp = fieldname(insn, 16, 5); \
8723
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8724
0
    tmp = fieldname(insn, 21, 5); \
8725
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8726
0
    tmp = fieldname(insn, 6, 10); \
8727
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_10_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8728
0
    return S; \
8729
0
  case 28: \
8730
0
    tmp = fieldname(insn, 16, 5); \
8731
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8732
0
    tmp = fieldname(insn, 21, 5); \
8733
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8734
0
    tmp = fieldname(insn, 6, 5); \
8735
0
    MCOperand_CreateImm0(MI, tmp); \
8736
0
    tmp = fieldname(insn, 11, 5); \
8737
0
    MCOperand_CreateImm0(MI, tmp); \
8738
0
    return S; \
8739
0
  case 29: \
8740
0
    tmp = fieldname(insn, 21, 5); \
8741
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8742
0
    tmp = fieldname(insn, 16, 5); \
8743
0
    MCOperand_CreateImm0(MI, tmp); \
8744
0
    tmp = fieldname(insn, 0, 16); \
8745
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8746
0
    return S; \
8747
0
  case 30: \
8748
0
    tmp = fieldname(insn, 16, 5); \
8749
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8750
0
    tmp = fieldname(insn, 21, 5); \
8751
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8752
0
    return S; \
8753
0
  case 31: \
8754
0
    tmp = fieldname(insn, 7, 3); \
8755
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8756
0
    tmp = fieldname(insn, 1, 3); \
8757
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8758
0
    tmp = fieldname(insn, 4, 3); \
8759
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8760
0
    return S; \
8761
0
  case 32: \
8762
0
    if (!Check(&S, DecodeMemMMImm4(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8763
0
    return S; \
8764
0
  case 33: \
8765
0
    tmp = fieldname(insn, 5, 5); \
8766
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8767
0
    tmp = fieldname(insn, 0, 5); \
8768
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8769
0
    return S; \
8770
0
  case 34: \
8771
0
    tmp = fieldname(insn, 7, 3); \
8772
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8773
0
    tmp = fieldname(insn, 4, 3); \
8774
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8775
0
    tmp = fieldname(insn, 1, 3); \
8776
0
    if (!Check(&S, DecodePOOL16BEncodedField(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8777
0
    return S; \
8778
0
  case 35: \
8779
0
    tmp = fieldname(insn, 7, 3); \
8780
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8781
0
    tmp = fieldname(insn, 4, 3); \
8782
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8783
0
    tmp = fieldname(insn, 0, 4); \
8784
0
    if (!Check(&S, DecodeANDI16Imm(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8785
0
    return S; \
8786
0
  case 36: \
8787
0
    tmp = fieldname(insn, 3, 3); \
8788
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8789
0
    tmp = fieldname(insn, 0, 3); \
8790
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8791
0
    return S; \
8792
0
  case 37: \
8793
0
    tmp = fieldname(insn, 3, 3); \
8794
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8795
0
    tmp = fieldname(insn, 0, 3); \
8796
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8797
0
    tmp = fieldname(insn, 3, 3); \
8798
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8799
0
    return S; \
8800
0
  case 38: \
8801
0
    if (!Check(&S, DecodeMemMMReglistImm4Lsl2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8802
0
    return S; \
8803
0
  case 39: \
8804
0
    tmp = fieldname(insn, 0, 5); \
8805
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8806
0
    return S; \
8807
0
  case 40: \
8808
0
    tmp = fieldname(insn, 0, 4); \
8809
0
    MCOperand_CreateImm0(MI, tmp); \
8810
0
    return S; \
8811
0
  case 41: \
8812
0
    tmp = fieldname(insn, 0, 5); \
8813
0
    if (!Check(&S, DecodeUImmWithOffsetAndScale_5_0_4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8814
0
    return S; \
8815
0
  case 42: \
8816
0
    if (!Check(&S, DecodeMemMMSPImm5Lsl2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8817
0
    return S; \
8818
0
  case 43: \
8819
0
    tmp = fieldname(insn, 5, 5); \
8820
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8821
0
    tmp = fieldname(insn, 5, 5); \
8822
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8823
0
    tmp = fieldname(insn, 1, 4); \
8824
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_4_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8825
0
    return S; \
8826
0
  case 44: \
8827
0
    tmp = fieldname(insn, 1, 9); \
8828
0
    if (!Check(&S, DecodeSimm9SP(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8829
0
    return S; \
8830
0
  case 45: \
8831
0
    if (!Check(&S, DecodeMemMMGPImm7Lsl2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8832
0
    return S; \
8833
0
  case 46: \
8834
0
    tmp = fieldname(insn, 7, 3); \
8835
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8836
0
    tmp = fieldname(insn, 4, 3); \
8837
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8838
0
    tmp = fieldname(insn, 1, 3); \
8839
0
    if (!Check(&S, DecodeAddiur2Simm7(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8840
0
    return S; \
8841
0
  case 47: \
8842
0
    tmp = fieldname(insn, 7, 3); \
8843
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8844
0
    tmp = fieldname(insn, 1, 6); \
8845
0
    if (!Check(&S, DecodeUImmWithOffsetAndScale_6_0_4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8846
0
    return S; \
8847
0
  case 48: \
8848
0
    if (!Check(&S, DecodeMovePOperands(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8849
0
    return S; \
8850
0
  case 49: \
8851
0
    tmp = fieldname(insn, 7, 3); \
8852
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8853
0
    tmp = fieldname(insn, 0, 7); \
8854
0
    if (!Check(&S, DecodeBranchTarget7MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8855
0
    return S; \
8856
0
  case 50: \
8857
0
    tmp = fieldname(insn, 0, 10); \
8858
0
    if (!Check(&S, DecodeBranchTarget10MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8859
0
    return S; \
8860
0
  case 51: \
8861
0
    tmp = fieldname(insn, 7, 3); \
8862
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8863
0
    tmp = fieldname(insn, 0, 7); \
8864
0
    if (!Check(&S, DecodeLi16Imm(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8865
0
    return S; \
8866
971
  case 52: \
8867
971
    tmp = fieldname(insn, 21, 5); \
8868
971
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8869
971
    tmp = fieldname(insn, 16, 5); \
8870
971
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8871
971
    tmp = fieldname(insn, 11, 5); \
8872
971
    MCOperand_CreateImm0(MI, tmp); \
8873
971
    return S; \
8874
971
  case 53: \
8875
0
    tmp = fieldname(insn, 16, 5); \
8876
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8877
0
    tmp = fieldname(insn, 21, 5); \
8878
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8879
0
    return S; \
8880
0
  case 54: \
8881
0
    tmp = fieldname(insn, 11, 5); \
8882
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8883
0
    tmp = fieldname(insn, 16, 5); \
8884
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8885
0
    tmp = fieldname(insn, 21, 5); \
8886
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8887
0
    return S; \
8888
130
  case 55: \
8889
130
    tmp = fieldname(insn, 11, 5); \
8890
130
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8891
130
    tmp = fieldname(insn, 16, 5); \
8892
130
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8893
130
    tmp = fieldname(insn, 21, 5); \
8894
130
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8895
130
    return S; \
8896
212
  case 56: \
8897
212
    tmp = fieldname(insn, 16, 10); \
8898
212
    MCOperand_CreateImm0(MI, tmp); \
8899
212
    tmp = fieldname(insn, 6, 10); \
8900
212
    MCOperand_CreateImm0(MI, tmp); \
8901
212
    return S; \
8902
130
  case 57: \
8903
87
    tmp = fieldname(insn, 21, 5); \
8904
87
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8905
87
    tmp = fieldname(insn, 16, 5); \
8906
87
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8907
87
    tmp = fieldname(insn, 6, 5); \
8908
87
    MCOperand_CreateImm0(MI, tmp); \
8909
87
    tmp = fieldname(insn, 11, 5); \
8910
87
    if (!Check(&S, DecodeInsSize(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8911
87
    tmp = fieldname(insn, 21, 5); \
8912
87
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8913
87
    return S; \
8914
87
  case 58: \
8915
4
    tmp = fieldname(insn, 11, 5); \
8916
4
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8917
4
    tmp = fieldname(insn, 16, 5); \
8918
4
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8919
4
    tmp = fieldname(insn, 21, 5); \
8920
4
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8921
4
    return S; \
8922
4
  case 59: \
8923
0
    tmp = fieldname(insn, 11, 5); \
8924
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8925
0
    tmp = fieldname(insn, 21, 5); \
8926
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8927
0
    tmp = fieldname(insn, 16, 5); \
8928
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8929
0
    return S; \
8930
0
  case 60: \
8931
0
    tmp = fieldname(insn, 21, 5); \
8932
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8933
0
    tmp = fieldname(insn, 16, 5); \
8934
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8935
0
    tmp = fieldname(insn, 11, 5); \
8936
0
    MCOperand_CreateImm0(MI, tmp); \
8937
0
    tmp = fieldname(insn, 21, 5); \
8938
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8939
0
    return S; \
8940
628
  case 61: \
8941
628
    tmp = fieldname(insn, 11, 5); \
8942
628
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8943
628
    tmp = fieldname(insn, 21, 5); \
8944
628
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8945
628
    tmp = fieldname(insn, 16, 5); \
8946
628
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8947
628
    return S; \
8948
628
  case 62: \
8949
0
    tmp = fieldname(insn, 21, 5); \
8950
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8951
0
    tmp = fieldname(insn, 16, 5); \
8952
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8953
0
    tmp = fieldname(insn, 11, 5); \
8954
0
    MCOperand_CreateImm0(MI, tmp); \
8955
0
    tmp = fieldname(insn, 21, 5); \
8956
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8957
0
    return S; \
8958
214
  case 63: \
8959
214
    tmp = fieldname(insn, 11, 5); \
8960
214
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8961
214
    tmp = fieldname(insn, 16, 5); \
8962
214
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8963
214
    tmp = fieldname(insn, 21, 5); \
8964
214
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8965
214
    tmp = fieldname(insn, 11, 5); \
8966
214
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8967
214
    return S; \
8968
214
  case 64: \
8969
72
    tmp = fieldname(insn, 11, 5); \
8970
72
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8971
72
    tmp = fieldname(insn, 16, 5); \
8972
72
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8973
72
    tmp = fieldname(insn, 21, 5); \
8974
72
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8975
72
    return S; \
8976
72
  case 65: \
8977
0
    tmp = fieldname(insn, 14, 2); \
8978
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8979
0
    tmp = fieldname(insn, 16, 6); \
8980
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_6_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8981
0
    tmp = fieldname(insn, 14, 2); \
8982
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8983
0
    return S; \
8984
315
  case 66: \
8985
315
    tmp = fieldname(insn, 21, 5); \
8986
315
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8987
315
    tmp = fieldname(insn, 16, 5); \
8988
315
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8989
315
    tmp = fieldname(insn, 6, 5); \
8990
315
    MCOperand_CreateImm0(MI, tmp); \
8991
315
    tmp = fieldname(insn, 11, 5); \
8992
315
    if (!Check(&S, DecodeUImmWithOffset_5_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8993
315
    return S; \
8994
315
  case 67: \
8995
0
    tmp = fieldname(insn, 11, 5); \
8996
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8997
0
    tmp = fieldname(insn, 16, 5); \
8998
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8999
0
    tmp = fieldname(insn, 21, 5); \
9000
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9001
0
    return S; \
9002
0
  case 68: \
9003
0
    tmp = fieldname(insn, 21, 5); \
9004
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9005
0
    tmp = fieldname(insn, 16, 5); \
9006
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9007
0
    tmp = fieldname(insn, 11, 3); \
9008
0
    MCOperand_CreateImm0(MI, tmp); \
9009
0
    return S; \
9010
0
  case 69: \
9011
0
    tmp = fieldname(insn, 16, 5); \
9012
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9013
0
    tmp = fieldname(insn, 21, 5); \
9014
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9015
0
    tmp = fieldname(insn, 11, 3); \
9016
0
    MCOperand_CreateImm0(MI, tmp); \
9017
0
    return S; \
9018
0
  case 70: \
9019
0
    tmp = fieldname(insn, 21, 5); \
9020
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9021
0
    tmp = fieldname(insn, 16, 5); \
9022
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9023
0
    tmp = fieldname(insn, 12, 4); \
9024
0
    MCOperand_CreateImm0(MI, tmp); \
9025
0
    return S; \
9026
80
  case 71: \
9027
80
    tmp = fieldname(insn, 16, 5); \
9028
80
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9029
80
    tmp = fieldname(insn, 21, 5); \
9030
80
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9031
80
    tmp = fieldname(insn, 12, 4); \
9032
80
    MCOperand_CreateImm0(MI, tmp); \
9033
80
    return S; \
9034
80
  case 72: \
9035
0
    tmp = fieldname(insn, 16, 5); \
9036
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9037
0
    tmp = fieldname(insn, 14, 2); \
9038
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9039
0
    return S; \
9040
0
  case 73: \
9041
0
    tmp = fieldname(insn, 14, 2); \
9042
0
    if (!Check(&S, DecodeHI32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9043
0
    tmp = fieldname(insn, 16, 5); \
9044
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9045
0
    return S; \
9046
0
  case 74: \
9047
0
    tmp = fieldname(insn, 21, 5); \
9048
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9049
0
    tmp = fieldname(insn, 16, 5); \
9050
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9051
0
    tmp = fieldname(insn, 13, 3); \
9052
0
    MCOperand_CreateImm0(MI, tmp); \
9053
0
    return S; \
9054
0
  case 75: \
9055
0
    tmp = fieldname(insn, 14, 2); \
9056
0
    if (!Check(&S, DecodeLO32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9057
0
    tmp = fieldname(insn, 16, 5); \
9058
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9059
0
    return S; \
9060
0
  case 76: \
9061
0
    tmp = fieldname(insn, 14, 2); \
9062
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9063
0
    tmp = fieldname(insn, 16, 5); \
9064
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9065
0
    tmp = fieldname(insn, 21, 5); \
9066
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9067
0
    tmp = fieldname(insn, 14, 2); \
9068
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9069
0
    return S; \
9070
0
  case 77: \
9071
0
    tmp = fieldname(insn, 21, 5); \
9072
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9073
0
    tmp = fieldname(insn, 16, 5); \
9074
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9075
0
    tmp = fieldname(insn, 14, 2); \
9076
0
    MCOperand_CreateImm0(MI, tmp); \
9077
0
    tmp = fieldname(insn, 21, 5); \
9078
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9079
0
    return S; \
9080
0
  case 78: \
9081
0
    tmp = fieldname(insn, 21, 5); \
9082
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9083
0
    tmp = fieldname(insn, 14, 2); \
9084
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9085
0
    tmp = fieldname(insn, 16, 5); \
9086
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9087
0
    return S; \
9088
78
  case 79: \
9089
78
    tmp = fieldname(insn, 21, 5); \
9090
78
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9091
78
    tmp = fieldname(insn, 16, 5); \
9092
78
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9093
78
    return S; \
9094
201
  case 80: \
9095
201
    tmp = fieldname(insn, 21, 5); \
9096
201
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9097
201
    tmp = fieldname(insn, 16, 5); \
9098
201
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9099
201
    return S; \
9100
201
  case 81: \
9101
0
    tmp = fieldname(insn, 21, 5); \
9102
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9103
0
    tmp = fieldname(insn, 21, 5); \
9104
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9105
0
    tmp = fieldname(insn, 16, 5); \
9106
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9107
0
    return S; \
9108
0
  case 82: \
9109
0
    tmp = fieldname(insn, 21, 5); \
9110
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9111
0
    tmp = fieldname(insn, 16, 5); \
9112
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9113
0
    return S; \
9114
0
  case 83: \
9115
0
    tmp = fieldname(insn, 14, 2); \
9116
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9117
0
    tmp = fieldname(insn, 16, 5); \
9118
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9119
0
    tmp = fieldname(insn, 14, 2); \
9120
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9121
0
    return S; \
9122
0
  case 84: \
9123
0
    tmp = fieldname(insn, 21, 5); \
9124
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9125
0
    tmp = fieldname(insn, 16, 5); \
9126
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9127
0
    return S; \
9128
40
  case 85: \
9129
40
    tmp = fieldname(insn, 21, 5); \
9130
40
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9131
40
    tmp = fieldname(insn, 16, 5); \
9132
40
    if (!Check(&S, DecodeHWRegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9133
40
    return S; \
9134
68
  case 86: \
9135
68
    tmp = fieldname(insn, 16, 5); \
9136
68
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9137
68
    tmp = fieldname(insn, 21, 5); \
9138
68
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9139
68
    return S; \
9140
68
  case 87: \
9141
34
    tmp = fieldname(insn, 16, 5); \
9142
34
    MCOperand_CreateImm0(MI, tmp); \
9143
34
    return S; \
9144
424
  case 88: \
9145
424
    tmp = fieldname(insn, 16, 10); \
9146
424
    MCOperand_CreateImm0(MI, tmp); \
9147
424
    return S; \
9148
68
  case 89: \
9149
0
    tmp = fieldname(insn, 14, 2); \
9150
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9151
0
    tmp = fieldname(insn, 16, 5); \
9152
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9153
0
    tmp = fieldname(insn, 21, 5); \
9154
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9155
0
    return S; \
9156
0
  case 90: \
9157
0
    tmp = fieldname(insn, 21, 5); \
9158
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9159
0
    tmp = fieldname(insn, 16, 5); \
9160
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9161
0
    return S; \
9162
0
  case 91: \
9163
0
    tmp = fieldname(insn, 16, 5); \
9164
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9165
0
    tmp = fieldname(insn, 21, 5); \
9166
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9167
0
    return S; \
9168
0
  case 92: \
9169
0
    tmp = fieldname(insn, 16, 5); \
9170
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9171
0
    return S; \
9172
0
  case 93: \
9173
0
    tmp = fieldname(insn, 21, 5); \
9174
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9175
0
    tmp = fieldname(insn, 13, 8); \
9176
0
    MCOperand_CreateImm0(MI, tmp); \
9177
0
    return S; \
9178
0
  case 94: \
9179
0
    tmp = fieldname(insn, 21, 5); \
9180
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9181
0
    tmp = fieldname(insn, 14, 7); \
9182
0
    MCOperand_CreateImm0(MI, tmp); \
9183
0
    return S; \
9184
0
  case 95: \
9185
0
    tmp = fieldname(insn, 21, 5); \
9186
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9187
0
    tmp = fieldname(insn, 14, 2); \
9188
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9189
0
    tmp = fieldname(insn, 16, 5); \
9190
0
    MCOperand_CreateImm0(MI, tmp); \
9191
0
    return S; \
9192
9
  case 96: \
9193
9
    tmp = fieldname(insn, 11, 5); \
9194
9
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9195
9
    tmp = fieldname(insn, 16, 10); \
9196
9
    if (!Check(&S, DecodeSImmWithOffsetAndScale_10_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9197
9
    return S; \
9198
941
  case 97: \
9199
941
    tmp = fieldname(insn, 21, 5); \
9200
941
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9201
941
    tmp = fieldname(insn, 16, 5); \
9202
941
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9203
941
    tmp = fieldname(insn, 0, 16); \
9204
941
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9205
941
    return S; \
9206
1.25k
  case 98: \
9207
1.25k
    if (!Check(&S, DecodeMemMMImm16(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9208
1.25k
    return S; \
9209
1.25k
  case 99: \
9210
837
    if (!Check(&S, DecodeMemMMImm12(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9211
837
    return S; \
9212
837
  case 100: \
9213
74
    if (!Check(&S, DecodeCacheOpMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9214
74
    return S; \
9215
242
  case 101: \
9216
242
    tmp = fieldname(insn, 16, 5); \
9217
242
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9218
242
    tmp = fieldname(insn, 0, 16); \
9219
242
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9220
242
    return S; \
9221
242
  case 102: \
9222
161
    tmp = fieldname(insn, 16, 5); \
9223
161
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9224
161
    tmp = fieldname(insn, 0, 16); \
9225
161
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9226
161
    return S; \
9227
161
  case 103: \
9228
5
    tmp = fieldname(insn, 16, 5); \
9229
5
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9230
5
    tmp = fieldname(insn, 0, 16); \
9231
5
    MCOperand_CreateImm0(MI, tmp); \
9232
5
    return S; \
9233
5
  case 104: \
9234
0
    if (!Check(&S, DecodeSyncI_MM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9235
0
    return S; \
9236
0
  case 105: \
9237
0
    tmp = fieldname(insn, 0, 16); \
9238
0
    if (!Check(&S, DecodeBranchTarget1SImm16(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9239
0
    return S; \
9240
0
  case 106: \
9241
0
    tmp = fieldname(insn, 0, 16); \
9242
0
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9243
0
    return S; \
9244
0
  case 107: \
9245
0
    tmp = fieldname(insn, 18, 3); \
9246
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9247
0
    tmp = fieldname(insn, 0, 16); \
9248
0
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9249
0
    return S; \
9250
445
  case 108: \
9251
445
    tmp = fieldname(insn, 21, 5); \
9252
445
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9253
445
    tmp = fieldname(insn, 16, 5); \
9254
445
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9255
445
    tmp = fieldname(insn, 0, 16); \
9256
445
    MCOperand_CreateImm0(MI, tmp); \
9257
445
    return S; \
9258
445
  case 109: \
9259
1
    tmp = fieldname(insn, 11, 5); \
9260
1
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9261
1
    tmp = fieldname(insn, 6, 5); \
9262
1
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9263
1
    tmp = fieldname(insn, 16, 5); \
9264
1
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9265
1
    tmp = fieldname(insn, 21, 5); \
9266
1
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9267
1
    return S; \
9268
1
  case 110: \
9269
0
    tmp = fieldname(insn, 11, 5); \
9270
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9271
0
    tmp = fieldname(insn, 16, 5); \
9272
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9273
0
    tmp = fieldname(insn, 21, 5); \
9274
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9275
0
    return S; \
9276
0
  case 111: \
9277
0
    tmp = fieldname(insn, 11, 5); \
9278
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9279
0
    tmp = fieldname(insn, 16, 5); \
9280
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9281
0
    tmp = fieldname(insn, 21, 5); \
9282
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9283
0
    return S; \
9284
0
  case 112: \
9285
0
    tmp = fieldname(insn, 11, 5); \
9286
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9287
0
    tmp = fieldname(insn, 6, 5); \
9288
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9289
0
    tmp = fieldname(insn, 16, 5); \
9290
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9291
0
    tmp = fieldname(insn, 21, 5); \
9292
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9293
0
    return S; \
9294
0
  case 113: \
9295
0
    tmp = fieldname(insn, 21, 5); \
9296
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9297
0
    tmp = fieldname(insn, 16, 5); \
9298
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9299
0
    tmp = fieldname(insn, 13, 3); \
9300
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9301
0
    tmp = fieldname(insn, 21, 5); \
9302
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9303
0
    return S; \
9304
0
  case 114: \
9305
0
    tmp = fieldname(insn, 16, 5); \
9306
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9307
0
    tmp = fieldname(insn, 21, 5); \
9308
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9309
0
    tmp = fieldname(insn, 11, 5); \
9310
0
    MCOperand_CreateImm0(MI, tmp); \
9311
0
    return S; \
9312
0
  case 115: \
9313
0
    tmp = fieldname(insn, 21, 5); \
9314
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9315
0
    tmp = fieldname(insn, 16, 5); \
9316
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9317
0
    tmp = fieldname(insn, 13, 3); \
9318
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9319
0
    tmp = fieldname(insn, 21, 5); \
9320
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9321
0
    return S; \
9322
0
  case 116: \
9323
0
    tmp = fieldname(insn, 11, 5); \
9324
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9325
0
    tmp = fieldname(insn, 16, 5); \
9326
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9327
0
    tmp = fieldname(insn, 21, 5); \
9328
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9329
0
    return S; \
9330
0
  case 117: \
9331
0
    tmp = fieldname(insn, 11, 5); \
9332
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9333
0
    tmp = fieldname(insn, 16, 5); \
9334
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9335
0
    tmp = fieldname(insn, 21, 5); \
9336
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9337
0
    tmp = fieldname(insn, 11, 5); \
9338
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9339
0
    return S; \
9340
0
  case 118: \
9341
0
    tmp = fieldname(insn, 11, 5); \
9342
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9343
0
    tmp = fieldname(insn, 16, 5); \
9344
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9345
0
    tmp = fieldname(insn, 21, 5); \
9346
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9347
0
    tmp = fieldname(insn, 11, 5); \
9348
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9349
0
    return S; \
9350
0
  case 119: \
9351
0
    tmp = fieldname(insn, 21, 5); \
9352
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9353
0
    tmp = fieldname(insn, 16, 5); \
9354
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9355
0
    return S; \
9356
0
  case 120: \
9357
0
    tmp = fieldname(insn, 21, 5); \
9358
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9359
0
    tmp = fieldname(insn, 16, 5); \
9360
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9361
0
    return S; \
9362
0
  case 121: \
9363
0
    tmp = fieldname(insn, 21, 5); \
9364
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9365
0
    tmp = fieldname(insn, 16, 5); \
9366
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9367
0
    return S; \
9368
0
  case 122: \
9369
0
    tmp = fieldname(insn, 21, 5); \
9370
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9371
0
    tmp = fieldname(insn, 16, 5); \
9372
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9373
0
    return S; \
9374
3
  case 123: \
9375
3
    tmp = fieldname(insn, 21, 5); \
9376
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9377
3
    tmp = fieldname(insn, 16, 5); \
9378
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9379
3
    tmp = fieldname(insn, 13, 3); \
9380
3
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9381
3
    tmp = fieldname(insn, 21, 5); \
9382
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9383
3
    return S; \
9384
3
  case 124: \
9385
0
    tmp = fieldname(insn, 21, 5); \
9386
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9387
0
    tmp = fieldname(insn, 16, 5); \
9388
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9389
0
    return S; \
9390
0
  case 125: \
9391
0
    tmp = fieldname(insn, 16, 5); \
9392
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9393
0
    tmp = fieldname(insn, 21, 5); \
9394
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9395
0
    return S; \
9396
0
  case 126: \
9397
0
    tmp = fieldname(insn, 21, 5); \
9398
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9399
0
    tmp = fieldname(insn, 16, 5); \
9400
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9401
0
    return S; \
9402
0
  case 127: \
9403
0
    tmp = fieldname(insn, 21, 5); \
9404
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9405
0
    tmp = fieldname(insn, 16, 5); \
9406
0
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9407
0
    return S; \
9408
0
  case 128: \
9409
0
    tmp = fieldname(insn, 21, 5); \
9410
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9411
0
    tmp = fieldname(insn, 16, 5); \
9412
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9413
0
    return S; \
9414
0
  case 129: \
9415
0
    tmp = fieldname(insn, 21, 5); \
9416
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9417
0
    tmp = fieldname(insn, 16, 5); \
9418
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9419
0
    return S; \
9420
0
  case 130: \
9421
0
    tmp = fieldname(insn, 16, 5); \
9422
0
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9423
0
    tmp = fieldname(insn, 21, 5); \
9424
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9425
0
    return S; \
9426
0
  case 131: \
9427
0
    tmp = fieldname(insn, 16, 5); \
9428
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9429
0
    tmp = fieldname(insn, 16, 5); \
9430
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9431
0
    tmp = fieldname(insn, 21, 5); \
9432
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9433
0
    return S; \
9434
0
  case 132: \
9435
0
    tmp = fieldname(insn, 13, 3); \
9436
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9437
0
    tmp = fieldname(insn, 16, 5); \
9438
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9439
0
    tmp = fieldname(insn, 21, 5); \
9440
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9441
0
    return S; \
9442
0
  case 133: \
9443
0
    tmp = fieldname(insn, 13, 3); \
9444
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9445
0
    tmp = fieldname(insn, 16, 5); \
9446
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9447
0
    tmp = fieldname(insn, 21, 5); \
9448
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9449
0
    return S; \
9450
2
  case 134: \
9451
2
    if (!Check(&S, DecodeMemMMImm9(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9452
2
    return S; \
9453
2
  case 135: \
9454
0
    if (!Check(&S, DecodePrefeOpMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9455
0
    return S; \
9456
352
  case 136: \
9457
352
    if (!Check(&S, DecodeJumpTargetMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9458
352
    return S; \
9459
352
  case 137: \
9460
231
    tmp = fieldname(insn, 23, 3); \
9461
231
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9462
231
    tmp = fieldname(insn, 0, 23); \
9463
231
    if (!Check(&S, DecodeSimm23Lsl2(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9464
231
    return S; \
9465
231
  case 138: \
9466
127
    tmp = fieldname(insn, 16, 5); \
9467
127
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9468
127
    tmp = fieldname(insn, 21, 5); \
9469
127
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9470
127
    tmp = fieldname(insn, 0, 16); \
9471
127
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9472
127
    return S; \
9473
127
  case 139: \
9474
31
    if (!Check(&S, DecodeFMemMMR2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9475
31
    return S; \
9476
31
  case 140: \
9477
12
    if (!Check(&S, DecodeJumpTargetXMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9478
12
    return S; \
9479
6.30k
  case 141: \
9480
6.30k
    if (!Check(&S, DecodeMem(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9481
6.30k
    return S; \
9482
6.30k
  case 142: \
9483
0
    tmp = fieldname(insn, 16, 5); \
9484
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9485
0
    tmp = fieldname(insn, 21, 5); \
9486
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9487
0
    return S; \
9488
0
  case 143: \
9489
0
    tmp = fieldname(insn, 21, 5); \
9490
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9491
0
    tmp = fieldname(insn, 16, 5); \
9492
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9493
0
    return S; \
9494
0
  case 144: \
9495
0
    tmp = fieldname(insn, 16, 5); \
9496
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9497
0
    tmp = fieldname(insn, 16, 5); \
9498
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9499
0
    tmp = fieldname(insn, 21, 5); \
9500
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9501
0
    return S; \
9502
0
  case 145: \
9503
0
    tmp = fieldname(insn, 11, 5); \
9504
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9505
0
    tmp = fieldname(insn, 16, 5); \
9506
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9507
0
    tmp = fieldname(insn, 21, 5); \
9508
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9509
0
    return S; \
9510
0
  case 146: \
9511
0
    tmp = fieldname(insn, 21, 5); \
9512
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9513
0
    tmp = fieldname(insn, 16, 5); \
9514
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9515
0
    return S; \
9516
0
  case 147: \
9517
0
    tmp = fieldname(insn, 1, 3); \
9518
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9519
0
    tmp = fieldname(insn, 7, 3); \
9520
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9521
0
    tmp = fieldname(insn, 4, 3); \
9522
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9523
0
    return S; \
9524
0
  case 148: \
9525
0
    tmp = fieldname(insn, 7, 3); \
9526
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9527
0
    tmp = fieldname(insn, 4, 3); \
9528
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9529
0
    return S; \
9530
0
  case 149: \
9531
0
    tmp = fieldname(insn, 7, 3); \
9532
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9533
0
    tmp = fieldname(insn, 4, 3); \
9534
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9535
0
    tmp = fieldname(insn, 7, 3); \
9536
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9537
0
    return S; \
9538
0
  case 150: \
9539
0
    tmp = fieldname(insn, 5, 5); \
9540
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9541
0
    return S; \
9542
0
  case 151: \
9543
0
    tmp = fieldname(insn, 5, 5); \
9544
0
    if (!Check(&S, DecodeUImmWithOffsetAndScale_5_0_4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9545
0
    return S; \
9546
0
  case 152: \
9547
0
    tmp = fieldname(insn, 6, 4); \
9548
0
    MCOperand_CreateImm0(MI, tmp); \
9549
0
    return S; \
9550
0
  case 153: \
9551
0
    tmp = fieldname(insn, 21, 5); \
9552
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9553
0
    tmp = fieldname(insn, 16, 5); \
9554
0
    if (!Check(&S, DecodeHWRegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9555
0
    tmp = fieldname(insn, 11, 3); \
9556
0
    MCOperand_CreateImm0(MI, tmp); \
9557
0
    return S; \
9558
1
  case 154: \
9559
1
    tmp = fieldname(insn, 11, 5); \
9560
1
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9561
1
    tmp = fieldname(insn, 16, 5); \
9562
1
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9563
1
    tmp = fieldname(insn, 21, 5); \
9564
1
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9565
1
    tmp = fieldname(insn, 9, 2); \
9566
1
    if (!Check(&S, DecodeUImmWithOffset_2_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9567
1
    return S; \
9568
1
  case 155: \
9569
0
    tmp = fieldname(insn, 11, 5); \
9570
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9571
0
    tmp = fieldname(insn, 21, 5); \
9572
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9573
0
    tmp = fieldname(insn, 16, 5); \
9574
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9575
0
    tmp = fieldname(insn, 9, 2); \
9576
0
    MCOperand_CreateImm0(MI, tmp); \
9577
0
    return S; \
9578
0
  case 156: \
9579
0
    tmp = fieldname(insn, 16, 5); \
9580
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9581
0
    tmp = fieldname(insn, 9, 2); \
9582
0
    MCOperand_CreateImm0(MI, tmp); \
9583
0
    return S; \
9584
2
  case 157: \
9585
2
    tmp = fieldname(insn, 6, 16); \
9586
2
    MCOperand_CreateImm0(MI, tmp); \
9587
2
    return S; \
9588
3
  case 158: \
9589
3
    tmp = fieldname(insn, 21, 5); \
9590
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9591
3
    tmp = fieldname(insn, 0, 16); \
9592
3
    MCOperand_CreateImm0(MI, tmp); \
9593
3
    return S; \
9594
64
  case 159: \
9595
64
    if (!Check(&S, DecodeLoadByte15(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9596
64
    return S; \
9597
64
  case 160: \
9598
1
    if (!Check(&S, DecodeFMemCop2MMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9599
1
    return S; \
9600
2
  case 161: \
9601
2
    tmp = fieldname(insn, 16, 5); \
9602
2
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9603
2
    tmp = fieldname(insn, 0, 16); \
9604
2
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9605
2
    return S; \
9606
32
  case 162: \
9607
32
    tmp = fieldname(insn, 16, 5); \
9608
32
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9609
32
    tmp = fieldname(insn, 0, 16); \
9610
32
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9611
32
    return S; \
9612
32
  case 163: \
9613
0
    if (!Check(&S, DecodeSynciR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9614
0
    return S; \
9615
0
  case 164: \
9616
0
    tmp = fieldname(insn, 11, 5); \
9617
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9618
0
    tmp = fieldname(insn, 16, 5); \
9619
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9620
0
    tmp = fieldname(insn, 21, 5); \
9621
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9622
0
    return S; \
9623
0
  case 165: \
9624
0
    tmp = fieldname(insn, 11, 5); \
9625
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9626
0
    tmp = fieldname(insn, 16, 5); \
9627
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9628
0
    tmp = fieldname(insn, 21, 5); \
9629
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9630
0
    return S; \
9631
0
  case 166: \
9632
0
    tmp = fieldname(insn, 11, 5); \
9633
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9634
0
    tmp = fieldname(insn, 16, 5); \
9635
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9636
0
    tmp = fieldname(insn, 21, 5); \
9637
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9638
0
    return S; \
9639
0
  case 167: \
9640
0
    tmp = fieldname(insn, 16, 5); \
9641
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9642
0
    tmp = fieldname(insn, 21, 5); \
9643
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9644
0
    return S; \
9645
0
  case 168: \
9646
0
    tmp = fieldname(insn, 11, 5); \
9647
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9648
0
    tmp = fieldname(insn, 21, 5); \
9649
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9650
0
    tmp = fieldname(insn, 16, 5); \
9651
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9652
0
    return S; \
9653
0
  case 169: \
9654
0
    tmp = fieldname(insn, 11, 5); \
9655
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9656
0
    tmp = fieldname(insn, 11, 5); \
9657
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9658
0
    tmp = fieldname(insn, 16, 5); \
9659
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9660
0
    tmp = fieldname(insn, 21, 5); \
9661
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9662
0
    return S; \
9663
0
  case 170: \
9664
0
    tmp = fieldname(insn, 11, 5); \
9665
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9666
0
    tmp = fieldname(insn, 11, 5); \
9667
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9668
0
    tmp = fieldname(insn, 16, 5); \
9669
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9670
0
    tmp = fieldname(insn, 21, 5); \
9671
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9672
0
    return S; \
9673
0
  case 171: \
9674
0
    tmp = fieldname(insn, 16, 5); \
9675
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9676
0
    tmp = fieldname(insn, 21, 5); \
9677
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9678
0
    return S; \
9679
0
  case 172: \
9680
0
    tmp = fieldname(insn, 11, 5); \
9681
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9682
0
    tmp = fieldname(insn, 11, 5); \
9683
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9684
0
    tmp = fieldname(insn, 16, 5); \
9685
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9686
0
    tmp = fieldname(insn, 21, 5); \
9687
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9688
0
    return S; \
9689
7
  case 173: \
9690
7
    if (!Check(&S, DecodePOP35GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9691
7
    return S; \
9692
129
  case 174: \
9693
129
    tmp = fieldname(insn, 21, 5); \
9694
129
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9695
129
    tmp = fieldname(insn, 0, 19); \
9696
129
    if (!Check(&S, DecodeSimm19Lsl2(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9697
129
    return S; \
9698
504
  case 175: \
9699
504
    tmp = fieldname(insn, 21, 5); \
9700
504
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9701
504
    tmp = fieldname(insn, 0, 16); \
9702
504
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9703
504
    return S; \
9704
504
  case 176: \
9705
1
    if (!Check(&S, DecodePOP37GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9706
1
    return S; \
9707
1
  case 177: \
9708
0
    tmp = fieldname(insn, 21, 5); \
9709
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9710
0
    tmp = fieldname(insn, 0, 21); \
9711
0
    if (!Check(&S, DecodeBranchTarget21MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9712
0
    return S; \
9713
281
  case 178: \
9714
281
    tmp = fieldname(insn, 0, 26); \
9715
281
    if (!Check(&S, DecodeBranchTarget26MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9716
281
    return S; \
9717
281
  case 179: \
9718
0
    if (!Check(&S, DecodeBlezGroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9719
0
    return S; \
9720
3
  case 180: \
9721
3
    if (!Check(&S, DecodePOP65GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9722
3
    return S; \
9723
3
  case 181: \
9724
0
    if (!Check(&S, DecodeBgtzGroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9725
0
    return S; \
9726
1
  case 182: \
9727
1
    if (!Check(&S, DecodePOP75GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9728
1
    return S; \
9729
3.48k
  case 183: \
9730
3.48k
    tmp = fieldname(insn, 11, 5); \
9731
3.48k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9732
3.48k
    tmp = fieldname(insn, 16, 5); \
9733
3.48k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9734
3.48k
    tmp = fieldname(insn, 6, 5); \
9735
3.48k
    MCOperand_CreateImm0(MI, tmp); \
9736
3.48k
    return S; \
9737
3.48k
  case 184: \
9738
111
    tmp = fieldname(insn, 11, 5); \
9739
111
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9740
111
    tmp = fieldname(insn, 21, 5); \
9741
111
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9742
111
    tmp = fieldname(insn, 18, 3); \
9743
111
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9744
111
    tmp = fieldname(insn, 11, 5); \
9745
111
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9746
111
    return S; \
9747
518
  case 185: \
9748
518
    tmp = fieldname(insn, 11, 5); \
9749
518
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9750
518
    tmp = fieldname(insn, 21, 5); \
9751
518
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9752
518
    tmp = fieldname(insn, 16, 5); \
9753
518
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9754
518
    tmp = fieldname(insn, 6, 2); \
9755
518
    if (!Check(&S, DecodeUImmWithOffset_2_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9756
518
    return S; \
9757
518
  case 186: \
9758
91
    tmp = fieldname(insn, 21, 5); \
9759
91
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9760
91
    return S; \
9761
286
  case 187: \
9762
286
    tmp = fieldname(insn, 11, 5); \
9763
286
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9764
286
    tmp = fieldname(insn, 21, 5); \
9765
286
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9766
286
    tmp = fieldname(insn, 16, 5); \
9767
286
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9768
286
    tmp = fieldname(insn, 11, 5); \
9769
286
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9770
286
    return S; \
9771
1.01k
  case 188: \
9772
1.01k
    tmp = fieldname(insn, 6, 20); \
9773
1.01k
    MCOperand_CreateImm0(MI, tmp); \
9774
1.01k
    return S; \
9775
299
  case 189: \
9776
299
    tmp = fieldname(insn, 6, 5); \
9777
299
    MCOperand_CreateImm0(MI, tmp); \
9778
299
    return S; \
9779
286
  case 190: \
9780
69
    tmp = fieldname(insn, 11, 5); \
9781
69
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9782
69
    return S; \
9783
79
  case 191: \
9784
79
    tmp = fieldname(insn, 11, 5); \
9785
79
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9786
79
    tmp = fieldname(insn, 21, 2); \
9787
79
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9788
79
    return S; \
9789
79
  case 192: \
9790
35
    tmp = fieldname(insn, 11, 2); \
9791
35
    if (!Check(&S, DecodeHI32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9792
35
    tmp = fieldname(insn, 21, 5); \
9793
35
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9794
35
    return S; \
9795
35
  case 193: \
9796
21
    tmp = fieldname(insn, 11, 2); \
9797
21
    if (!Check(&S, DecodeLO32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9798
21
    tmp = fieldname(insn, 21, 5); \
9799
21
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9800
21
    return S; \
9801
21
  case 194: \
9802
16
    tmp = fieldname(insn, 11, 5); \
9803
16
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9804
16
    tmp = fieldname(insn, 21, 5); \
9805
16
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9806
16
    tmp = fieldname(insn, 16, 5); \
9807
16
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9808
16
    tmp = fieldname(insn, 6, 2); \
9809
16
    if (!Check(&S, DecodeUImmWithOffset_2_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9810
16
    return S; \
9811
160
  case 195: \
9812
160
    tmp = fieldname(insn, 11, 2); \
9813
160
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9814
160
    tmp = fieldname(insn, 21, 5); \
9815
160
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9816
160
    tmp = fieldname(insn, 16, 5); \
9817
160
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9818
160
    return S; \
9819
1.84k
  case 196: \
9820
1.84k
    tmp = fieldname(insn, 21, 5); \
9821
1.84k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9822
1.84k
    tmp = fieldname(insn, 16, 5); \
9823
1.84k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9824
1.84k
    tmp = fieldname(insn, 6, 10); \
9825
1.84k
    MCOperand_CreateImm0(MI, tmp); \
9826
1.84k
    return S; \
9827
1.84k
  case 197: \
9828
1.18k
    tmp = fieldname(insn, 21, 5); \
9829
1.18k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9830
1.18k
    tmp = fieldname(insn, 0, 16); \
9831
1.18k
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9832
1.18k
    return S; \
9833
1.18k
  case 198: \
9834
60
    tmp = fieldname(insn, 0, 16); \
9835
60
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9836
60
    return S; \
9837
60
  case 199: \
9838
3
    if (!Check(&S, DecodeSyncI(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9839
3
    return S; \
9840
1.59k
  case 200: \
9841
1.59k
    if (!Check(&S, DecodeJumpTarget(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9842
1.59k
    return S; \
9843
2.50k
  case 201: \
9844
2.50k
    tmp = fieldname(insn, 21, 5); \
9845
2.50k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9846
2.50k
    tmp = fieldname(insn, 16, 5); \
9847
2.50k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9848
2.50k
    tmp = fieldname(insn, 0, 16); \
9849
2.50k
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9850
2.50k
    return S; \
9851
2.50k
  case 202: \
9852
1.69k
    tmp = fieldname(insn, 16, 5); \
9853
1.69k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9854
1.69k
    tmp = fieldname(insn, 21, 5); \
9855
1.69k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9856
1.69k
    tmp = fieldname(insn, 0, 16); \
9857
1.69k
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9858
1.69k
    return S; \
9859
3.57k
  case 203: \
9860
3.57k
    tmp = fieldname(insn, 16, 5); \
9861
3.57k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9862
3.57k
    tmp = fieldname(insn, 21, 5); \
9863
3.57k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9864
3.57k
    tmp = fieldname(insn, 0, 16); \
9865
3.57k
    MCOperand_CreateImm0(MI, tmp); \
9866
3.57k
    return S; \
9867
3.57k
  case 204: \
9868
77
    tmp = fieldname(insn, 16, 5); \
9869
77
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9870
77
    tmp = fieldname(insn, 11, 5); \
9871
77
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9872
77
    tmp = fieldname(insn, 0, 3); \
9873
77
    MCOperand_CreateImm0(MI, tmp); \
9874
77
    return S; \
9875
77
  case 205: \
9876
0
    tmp = fieldname(insn, 11, 5); \
9877
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9878
0
    tmp = fieldname(insn, 16, 5); \
9879
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9880
0
    tmp = fieldname(insn, 0, 3); \
9881
0
    MCOperand_CreateImm0(MI, tmp); \
9882
0
    return S; \
9883
5
  case 206: \
9884
5
    tmp = fieldname(insn, 11, 5); \
9885
5
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9886
5
    tmp = fieldname(insn, 16, 5); \
9887
5
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9888
5
    tmp = fieldname(insn, 5, 1); \
9889
5
    MCOperand_CreateImm0(MI, tmp); \
9890
5
    tmp = fieldname(insn, 0, 3); \
9891
5
    MCOperand_CreateImm0(MI, tmp); \
9892
5
    tmp = fieldname(insn, 4, 1); \
9893
5
    MCOperand_CreateImm0(MI, tmp); \
9894
5
    return S; \
9895
5
  case 207: \
9896
0
    tmp = fieldname(insn, 11, 10); \
9897
0
    MCOperand_CreateImm0(MI, tmp); \
9898
0
    return S; \
9899
5
  case 208: \
9900
3
    tmp = fieldname(insn, 16, 5); \
9901
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9902
3
    tmp = fieldname(insn, 11, 5); \
9903
3
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9904
3
    return S; \
9905
3
  case 209: \
9906
1
    tmp = fieldname(insn, 16, 5); \
9907
1
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9908
1
    tmp = fieldname(insn, 11, 5); \
9909
1
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9910
1
    return S; \
9911
68
  case 210: \
9912
68
    tmp = fieldname(insn, 16, 5); \
9913
68
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9914
68
    tmp = fieldname(insn, 11, 5); \
9915
68
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9916
68
    return S; \
9917
68
  case 211: \
9918
0
    tmp = fieldname(insn, 16, 5); \
9919
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9920
0
    tmp = fieldname(insn, 11, 5); \
9921
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9922
0
    return S; \
9923
3
  case 212: \
9924
3
    tmp = fieldname(insn, 11, 5); \
9925
3
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9926
3
    tmp = fieldname(insn, 16, 5); \
9927
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9928
3
    return S; \
9929
3
  case 213: \
9930
1
    tmp = fieldname(insn, 11, 5); \
9931
1
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9932
1
    tmp = fieldname(insn, 16, 5); \
9933
1
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9934
1
    return S; \
9935
12
  case 214: \
9936
12
    tmp = fieldname(insn, 11, 5); \
9937
12
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9938
12
    tmp = fieldname(insn, 16, 5); \
9939
12
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9940
12
    return S; \
9941
12
  case 215: \
9942
0
    tmp = fieldname(insn, 11, 5); \
9943
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9944
0
    tmp = fieldname(insn, 11, 5); \
9945
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9946
0
    tmp = fieldname(insn, 16, 5); \
9947
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9948
0
    return S; \
9949
794
  case 216: \
9950
794
    tmp = fieldname(insn, 18, 3); \
9951
794
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9952
794
    tmp = fieldname(insn, 0, 16); \
9953
794
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9954
794
    return S; \
9955
794
  case 217: \
9956
83
    tmp = fieldname(insn, 16, 5); \
9957
83
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9958
83
    tmp = fieldname(insn, 0, 16); \
9959
83
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9960
83
    return S; \
9961
88
  case 218: \
9962
88
    tmp = fieldname(insn, 6, 5); \
9963
88
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9964
88
    tmp = fieldname(insn, 11, 5); \
9965
88
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9966
88
    tmp = fieldname(insn, 16, 5); \
9967
88
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9968
88
    return S; \
9969
88
  case 219: \
9970
59
    tmp = fieldname(insn, 6, 5); \
9971
59
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9972
59
    tmp = fieldname(insn, 11, 5); \
9973
59
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9974
59
    return S; \
9975
213
  case 220: \
9976
213
    tmp = fieldname(insn, 6, 5); \
9977
213
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9978
213
    tmp = fieldname(insn, 11, 5); \
9979
213
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9980
213
    tmp = fieldname(insn, 18, 3); \
9981
213
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9982
213
    tmp = fieldname(insn, 6, 5); \
9983
213
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9984
213
    return S; \
9985
213
  case 221: \
9986
74
    tmp = fieldname(insn, 6, 5); \
9987
74
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9988
74
    tmp = fieldname(insn, 11, 5); \
9989
74
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9990
74
    tmp = fieldname(insn, 16, 5); \
9991
74
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9992
74
    tmp = fieldname(insn, 6, 5); \
9993
74
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9994
74
    return S; \
9995
74
  case 222: \
9996
5
    tmp = fieldname(insn, 6, 5); \
9997
5
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9998
5
    tmp = fieldname(insn, 11, 5); \
9999
4
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10000
4
    return S; \
10001
56
  case 223: \
10002
56
    tmp = fieldname(insn, 6, 5); \
10003
56
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10004
56
    tmp = fieldname(insn, 11, 5); \
10005
56
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10006
56
    return S; \
10007
56
  case 224: \
10008
13
    tmp = fieldname(insn, 8, 3); \
10009
13
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10010
13
    tmp = fieldname(insn, 11, 5); \
10011
13
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10012
13
    tmp = fieldname(insn, 16, 5); \
10013
13
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10014
13
    return S; \
10015
13
  case 225: \
10016
5
    tmp = fieldname(insn, 6, 5); \
10017
5
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10018
5
    tmp = fieldname(insn, 11, 5); \
10019
5
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10020
5
    tmp = fieldname(insn, 16, 5); \
10021
5
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10022
5
    return S; \
10023
294
  case 226: \
10024
294
    tmp = fieldname(insn, 6, 5); \
10025
294
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10026
294
    tmp = fieldname(insn, 11, 5); \
10027
290
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10028
290
    return S; \
10029
290
  case 227: \
10030
91
    tmp = fieldname(insn, 6, 5); \
10031
91
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10032
91
    tmp = fieldname(insn, 11, 5); \
10033
91
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10034
91
    return S; \
10035
129
  case 228: \
10036
129
    tmp = fieldname(insn, 6, 5); \
10037
129
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10038
129
    tmp = fieldname(insn, 11, 5); \
10039
128
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10040
128
    tmp = fieldname(insn, 18, 3); \
10041
127
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10042
127
    tmp = fieldname(insn, 6, 5); \
10043
127
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10044
127
    return S; \
10045
127
  case 229: \
10046
59
    tmp = fieldname(insn, 6, 5); \
10047
59
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10048
59
    tmp = fieldname(insn, 11, 5); \
10049
58
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10050
58
    tmp = fieldname(insn, 16, 5); \
10051
57
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10052
57
    tmp = fieldname(insn, 6, 5); \
10053
57
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10054
57
    return S; \
10055
83
  case 230: \
10056
83
    tmp = fieldname(insn, 6, 5); \
10057
83
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10058
83
    tmp = fieldname(insn, 11, 5); \
10059
83
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10060
83
    return S; \
10061
83
  case 231: \
10062
12
    tmp = fieldname(insn, 8, 3); \
10063
12
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10064
12
    tmp = fieldname(insn, 11, 5); \
10065
12
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10066
12
    tmp = fieldname(insn, 16, 5); \
10067
11
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10068
11
    return S; \
10069
101
  case 232: \
10070
101
    tmp = fieldname(insn, 16, 5); \
10071
101
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10072
101
    tmp = fieldname(insn, 0, 16); \
10073
101
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10074
101
    return S; \
10075
285
  case 233: \
10076
285
    tmp = fieldname(insn, 16, 5); \
10077
285
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10078
285
    tmp = fieldname(insn, 0, 16); \
10079
285
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10080
285
    return S; \
10081
285
  case 234: \
10082
60
    tmp = fieldname(insn, 16, 5); \
10083
60
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10084
60
    tmp = fieldname(insn, 0, 16); \
10085
60
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10086
60
    return S; \
10087
60
  case 235: \
10088
0
    tmp = fieldname(insn, 16, 5); \
10089
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10090
0
    tmp = fieldname(insn, 11, 5); \
10091
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10092
0
    tmp = fieldname(insn, 0, 3); \
10093
0
    MCOperand_CreateImm0(MI, tmp); \
10094
0
    return S; \
10095
0
  case 236: \
10096
0
    tmp = fieldname(insn, 11, 5); \
10097
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10098
0
    tmp = fieldname(insn, 16, 5); \
10099
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10100
0
    tmp = fieldname(insn, 0, 3); \
10101
0
    MCOperand_CreateImm0(MI, tmp); \
10102
0
    return S; \
10103
39
  case 237: \
10104
39
    tmp = fieldname(insn, 6, 5); \
10105
39
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10106
39
    tmp = fieldname(insn, 21, 5); \
10107
39
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10108
39
    tmp = fieldname(insn, 16, 5); \
10109
39
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10110
39
    return S; \
10111
39
  case 238: \
10112
0
    tmp = fieldname(insn, 6, 5); \
10113
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10114
0
    tmp = fieldname(insn, 21, 5); \
10115
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10116
0
    tmp = fieldname(insn, 16, 5); \
10117
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10118
0
    return S; \
10119
1
  case 239: \
10120
1
    tmp = fieldname(insn, 11, 5); \
10121
1
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10122
1
    tmp = fieldname(insn, 21, 5); \
10123
1
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10124
1
    tmp = fieldname(insn, 16, 5); \
10125
1
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10126
1
    return S; \
10127
1
  case 240: \
10128
0
    tmp = fieldname(insn, 11, 5); \
10129
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10130
0
    tmp = fieldname(insn, 21, 5); \
10131
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10132
0
    tmp = fieldname(insn, 16, 5); \
10133
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10134
0
    return S; \
10135
66
  case 241: \
10136
66
    tmp = fieldname(insn, 6, 5); \
10137
66
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10138
66
    tmp = fieldname(insn, 21, 5); \
10139
66
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10140
66
    tmp = fieldname(insn, 11, 5); \
10141
66
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10142
66
    tmp = fieldname(insn, 16, 5); \
10143
66
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10144
66
    return S; \
10145
66
  case 242: \
10146
0
    tmp = fieldname(insn, 6, 5); \
10147
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10148
0
    tmp = fieldname(insn, 21, 5); \
10149
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10150
0
    tmp = fieldname(insn, 11, 5); \
10151
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10152
0
    tmp = fieldname(insn, 16, 5); \
10153
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10154
0
    return S; \
10155
40
  case 243: \
10156
40
    tmp = fieldname(insn, 11, 2); \
10157
40
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10158
40
    tmp = fieldname(insn, 21, 5); \
10159
40
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10160
40
    tmp = fieldname(insn, 16, 5); \
10161
40
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10162
40
    tmp = fieldname(insn, 11, 2); \
10163
40
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10164
40
    return S; \
10165
40
  case 244: \
10166
34
    tmp = 0x0; \
10167
34
    tmp |= fieldname(insn, 11, 5) << 0; \
10168
34
    tmp |= fieldname(insn, 16, 5) << 0; \
10169
34
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10170
34
    tmp = fieldname(insn, 21, 5); \
10171
34
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10172
34
    return S; \
10173
214
  case 245: \
10174
214
    tmp = fieldname(insn, 6, 5); \
10175
214
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10176
214
    tmp = fieldname(insn, 11, 5); \
10177
214
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10178
214
    tmp = fieldname(insn, 16, 8); \
10179
214
    MCOperand_CreateImm0(MI, tmp); \
10180
214
    return S; \
10181
214
  case 246: \
10182
98
    tmp = fieldname(insn, 6, 5); \
10183
98
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10184
98
    tmp = fieldname(insn, 6, 5); \
10185
98
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10186
98
    tmp = fieldname(insn, 11, 5); \
10187
98
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10188
98
    tmp = fieldname(insn, 16, 8); \
10189
98
    MCOperand_CreateImm0(MI, tmp); \
10190
98
    return S; \
10191
98
  case 247: \
10192
10
    tmp = fieldname(insn, 6, 5); \
10193
10
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10194
10
    tmp = fieldname(insn, 11, 5); \
10195
10
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10196
10
    tmp = fieldname(insn, 16, 8); \
10197
10
    MCOperand_CreateImm0(MI, tmp); \
10198
10
    return S; \
10199
19
  case 248: \
10200
19
    tmp = fieldname(insn, 6, 5); \
10201
19
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10202
19
    tmp = fieldname(insn, 11, 5); \
10203
19
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10204
19
    tmp = fieldname(insn, 16, 8); \
10205
19
    MCOperand_CreateImm0(MI, tmp); \
10206
19
    return S; \
10207
77
  case 249: \
10208
77
    tmp = fieldname(insn, 6, 5); \
10209
77
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10210
77
    tmp = fieldname(insn, 11, 5); \
10211
77
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10212
77
    tmp = fieldname(insn, 16, 5); \
10213
77
    MCOperand_CreateImm0(MI, tmp); \
10214
77
    return S; \
10215
77
  case 250: \
10216
43
    tmp = fieldname(insn, 6, 5); \
10217
43
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10218
43
    tmp = fieldname(insn, 11, 5); \
10219
43
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10220
43
    tmp = fieldname(insn, 16, 5); \
10221
43
    MCOperand_CreateImm0(MI, tmp); \
10222
43
    return S; \
10223
251
  case 251: \
10224
251
    tmp = fieldname(insn, 6, 5); \
10225
251
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10226
251
    tmp = fieldname(insn, 11, 5); \
10227
251
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10228
251
    tmp = fieldname(insn, 16, 5); \
10229
251
    MCOperand_CreateImm0(MI, tmp); \
10230
251
    return S; \
10231
251
  case 252: \
10232
90
    tmp = fieldname(insn, 6, 5); \
10233
90
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10234
90
    tmp = fieldname(insn, 11, 5); \
10235
90
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10236
90
    tmp = fieldname(insn, 16, 5); \
10237
90
    MCOperand_CreateImm0(MI, tmp); \
10238
90
    return S; \
10239
90
  case 253: \
10240
53
    tmp = fieldname(insn, 6, 5); \
10241
53
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10242
53
    tmp = fieldname(insn, 11, 10); \
10243
53
    MCOperand_CreateImm0(MI, tmp); \
10244
53
    return S; \
10245
53
  case 254: \
10246
40
    tmp = fieldname(insn, 6, 5); \
10247
40
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10248
40
    tmp = fieldname(insn, 11, 10); \
10249
40
    MCOperand_CreateImm0(MI, tmp); \
10250
40
    return S; \
10251
40
  case 255: \
10252
25
    tmp = fieldname(insn, 6, 5); \
10253
25
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10254
25
    tmp = fieldname(insn, 11, 10); \
10255
25
    MCOperand_CreateImm0(MI, tmp); \
10256
25
    return S; \
10257
25
  case 256: \
10258
10
    tmp = fieldname(insn, 6, 5); \
10259
10
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10260
10
    tmp = fieldname(insn, 11, 10); \
10261
10
    MCOperand_CreateImm0(MI, tmp); \
10262
10
    return S; \
10263
41
  case 257: \
10264
41
    tmp = fieldname(insn, 6, 5); \
10265
41
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10266
41
    tmp = fieldname(insn, 11, 5); \
10267
41
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10268
41
    tmp = fieldname(insn, 16, 6); \
10269
41
    MCOperand_CreateImm0(MI, tmp); \
10270
41
    return S; \
10271
318
  case 258: \
10272
318
    tmp = fieldname(insn, 6, 5); \
10273
318
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10274
318
    tmp = fieldname(insn, 11, 5); \
10275
318
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10276
318
    tmp = fieldname(insn, 16, 4); \
10277
318
    MCOperand_CreateImm0(MI, tmp); \
10278
318
    return S; \
10279
318
  case 259: \
10280
25
    tmp = fieldname(insn, 6, 5); \
10281
25
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10282
25
    tmp = fieldname(insn, 11, 5); \
10283
25
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10284
25
    tmp = fieldname(insn, 16, 3); \
10285
25
    MCOperand_CreateImm0(MI, tmp); \
10286
25
    return S; \
10287
32
  case 260: \
10288
32
    tmp = fieldname(insn, 6, 5); \
10289
32
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10290
32
    tmp = fieldname(insn, 6, 5); \
10291
32
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10292
32
    tmp = fieldname(insn, 11, 5); \
10293
32
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10294
32
    tmp = fieldname(insn, 16, 6); \
10295
32
    MCOperand_CreateImm0(MI, tmp); \
10296
32
    return S; \
10297
42
  case 261: \
10298
42
    tmp = fieldname(insn, 6, 5); \
10299
42
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10300
42
    tmp = fieldname(insn, 6, 5); \
10301
42
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10302
42
    tmp = fieldname(insn, 11, 5); \
10303
42
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10304
42
    tmp = fieldname(insn, 16, 5); \
10305
42
    MCOperand_CreateImm0(MI, tmp); \
10306
42
    return S; \
10307
42
  case 262: \
10308
12
    tmp = fieldname(insn, 6, 5); \
10309
12
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10310
12
    tmp = fieldname(insn, 6, 5); \
10311
12
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10312
12
    tmp = fieldname(insn, 11, 5); \
10313
12
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10314
12
    tmp = fieldname(insn, 16, 4); \
10315
12
    MCOperand_CreateImm0(MI, tmp); \
10316
12
    return S; \
10317
254
  case 263: \
10318
254
    tmp = fieldname(insn, 6, 5); \
10319
254
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10320
254
    tmp = fieldname(insn, 6, 5); \
10321
254
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10322
254
    tmp = fieldname(insn, 11, 5); \
10323
254
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10324
254
    tmp = fieldname(insn, 16, 3); \
10325
254
    MCOperand_CreateImm0(MI, tmp); \
10326
254
    return S; \
10327
254
  case 264: \
10328
104
    tmp = fieldname(insn, 6, 5); \
10329
104
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10330
104
    tmp = fieldname(insn, 11, 5); \
10331
104
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10332
104
    tmp = fieldname(insn, 16, 5); \
10333
104
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10334
104
    return S; \
10335
104
  case 265: \
10336
73
    tmp = fieldname(insn, 6, 5); \
10337
73
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10338
73
    tmp = fieldname(insn, 11, 5); \
10339
73
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10340
73
    tmp = fieldname(insn, 16, 5); \
10341
73
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10342
73
    return S; \
10343
73
  case 266: \
10344
59
    tmp = fieldname(insn, 6, 5); \
10345
59
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10346
59
    tmp = fieldname(insn, 11, 5); \
10347
59
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10348
59
    tmp = fieldname(insn, 16, 5); \
10349
59
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10350
59
    return S; \
10351
124
  case 267: \
10352
124
    tmp = fieldname(insn, 6, 5); \
10353
124
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10354
124
    tmp = fieldname(insn, 11, 5); \
10355
124
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10356
124
    tmp = fieldname(insn, 16, 5); \
10357
124
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10358
124
    return S; \
10359
146
  case 268: \
10360
146
    tmp = fieldname(insn, 6, 5); \
10361
146
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10362
146
    tmp = fieldname(insn, 6, 5); \
10363
146
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10364
146
    tmp = fieldname(insn, 11, 5); \
10365
146
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10366
146
    tmp = fieldname(insn, 16, 5); \
10367
146
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10368
146
    return S; \
10369
146
  case 269: \
10370
124
    tmp = fieldname(insn, 6, 5); \
10371
124
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10372
124
    tmp = fieldname(insn, 6, 5); \
10373
124
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10374
124
    tmp = fieldname(insn, 11, 5); \
10375
124
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10376
124
    tmp = fieldname(insn, 16, 5); \
10377
124
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10378
124
    return S; \
10379
124
  case 270: \
10380
23
    tmp = fieldname(insn, 6, 5); \
10381
23
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10382
23
    tmp = fieldname(insn, 6, 5); \
10383
23
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10384
23
    tmp = fieldname(insn, 11, 5); \
10385
23
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10386
23
    tmp = fieldname(insn, 16, 5); \
10387
23
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10388
23
    return S; \
10389
23
  case 271: \
10390
17
    tmp = fieldname(insn, 6, 5); \
10391
17
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10392
17
    tmp = fieldname(insn, 6, 5); \
10393
17
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10394
17
    tmp = fieldname(insn, 11, 5); \
10395
17
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10396
17
    tmp = fieldname(insn, 16, 5); \
10397
17
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10398
17
    return S; \
10399
99
  case 272: \
10400
99
    tmp = fieldname(insn, 6, 5); \
10401
99
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10402
99
    tmp = fieldname(insn, 11, 5); \
10403
99
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10404
99
    tmp = fieldname(insn, 16, 5); \
10405
99
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10406
99
    return S; \
10407
99
  case 273: \
10408
25
    tmp = fieldname(insn, 6, 5); \
10409
25
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10410
25
    tmp = fieldname(insn, 11, 5); \
10411
25
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10412
25
    tmp = fieldname(insn, 16, 5); \
10413
25
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10414
25
    return S; \
10415
51
  case 274: \
10416
51
    tmp = fieldname(insn, 6, 5); \
10417
51
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10418
51
    tmp = fieldname(insn, 11, 5); \
10419
51
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10420
51
    tmp = fieldname(insn, 16, 5); \
10421
51
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10422
51
    return S; \
10423
51
  case 275: \
10424
48
    tmp = fieldname(insn, 6, 5); \
10425
48
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10426
48
    tmp = fieldname(insn, 6, 5); \
10427
48
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10428
48
    tmp = fieldname(insn, 11, 5); \
10429
48
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10430
48
    tmp = fieldname(insn, 16, 5); \
10431
48
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10432
48
    return S; \
10433
71
  case 276: \
10434
71
    tmp = fieldname(insn, 6, 5); \
10435
71
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10436
71
    tmp = fieldname(insn, 6, 5); \
10437
71
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10438
71
    tmp = fieldname(insn, 11, 5); \
10439
71
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10440
71
    tmp = fieldname(insn, 16, 5); \
10441
71
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10442
71
    return S; \
10443
71
  case 277: \
10444
19
    tmp = fieldname(insn, 6, 5); \
10445
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10446
19
    tmp = fieldname(insn, 6, 5); \
10447
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10448
19
    tmp = fieldname(insn, 11, 5); \
10449
19
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10450
19
    tmp = fieldname(insn, 16, 5); \
10451
19
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10452
19
    return S; \
10453
21
  case 278: \
10454
21
    tmp = fieldname(insn, 6, 5); \
10455
21
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10456
21
    tmp = fieldname(insn, 6, 5); \
10457
21
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10458
21
    tmp = fieldname(insn, 11, 5); \
10459
21
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10460
21
    tmp = fieldname(insn, 16, 5); \
10461
21
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10462
21
    return S; \
10463
42
  case 279: \
10464
42
    tmp = fieldname(insn, 6, 5); \
10465
42
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10466
42
    tmp = fieldname(insn, 6, 5); \
10467
42
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10468
42
    tmp = fieldname(insn, 11, 5); \
10469
42
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10470
42
    tmp = fieldname(insn, 16, 5); \
10471
42
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10472
42
    return S; \
10473
78
  case 280: \
10474
78
    tmp = fieldname(insn, 6, 5); \
10475
78
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10476
78
    tmp = fieldname(insn, 6, 5); \
10477
78
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10478
78
    tmp = fieldname(insn, 11, 5); \
10479
78
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10480
78
    tmp = fieldname(insn, 16, 5); \
10481
78
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10482
78
    return S; \
10483
78
  case 281: \
10484
19
    tmp = fieldname(insn, 6, 5); \
10485
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10486
19
    tmp = fieldname(insn, 6, 5); \
10487
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10488
19
    tmp = fieldname(insn, 11, 5); \
10489
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10490
19
    tmp = fieldname(insn, 16, 5); \
10491
19
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10492
19
    return S; \
10493
69
  case 282: \
10494
69
    tmp = fieldname(insn, 6, 5); \
10495
69
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10496
69
    tmp = fieldname(insn, 11, 5); \
10497
69
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10498
69
    tmp = fieldname(insn, 16, 5); \
10499
69
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10500
69
    return S; \
10501
69
  case 283: \
10502
59
    tmp = fieldname(insn, 6, 5); \
10503
59
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10504
59
    tmp = fieldname(insn, 11, 5); \
10505
59
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10506
59
    tmp = fieldname(insn, 16, 5); \
10507
59
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10508
59
    return S; \
10509
106
  case 284: \
10510
106
    tmp = fieldname(insn, 6, 5); \
10511
106
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10512
106
    tmp = fieldname(insn, 11, 5); \
10513
106
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10514
106
    tmp = fieldname(insn, 16, 5); \
10515
106
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10516
106
    return S; \
10517
106
  case 285: \
10518
19
    tmp = fieldname(insn, 6, 5); \
10519
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10520
19
    tmp = fieldname(insn, 11, 5); \
10521
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10522
19
    tmp = fieldname(insn, 16, 5); \
10523
19
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10524
19
    return S; \
10525
306
  case 286: \
10526
306
    tmp = fieldname(insn, 6, 5); \
10527
306
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10528
306
    tmp = fieldname(insn, 6, 5); \
10529
306
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10530
306
    tmp = fieldname(insn, 11, 5); \
10531
306
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10532
306
    tmp = fieldname(insn, 16, 4); \
10533
306
    MCOperand_CreateImm0(MI, tmp); \
10534
306
    return S; \
10535
315
  case 287: \
10536
315
    tmp = fieldname(insn, 6, 5); \
10537
315
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10538
315
    tmp = fieldname(insn, 6, 5); \
10539
315
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10540
315
    tmp = fieldname(insn, 11, 5); \
10541
315
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10542
315
    tmp = fieldname(insn, 16, 3); \
10543
315
    MCOperand_CreateImm0(MI, tmp); \
10544
315
    return S; \
10545
315
  case 288: \
10546
70
    tmp = fieldname(insn, 6, 5); \
10547
70
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10548
70
    tmp = fieldname(insn, 6, 5); \
10549
70
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10550
70
    tmp = fieldname(insn, 11, 5); \
10551
70
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10552
70
    tmp = fieldname(insn, 16, 2); \
10553
70
    MCOperand_CreateImm0(MI, tmp); \
10554
70
    return S; \
10555
111
  case 289: \
10556
111
    tmp = fieldname(insn, 6, 5); \
10557
111
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10558
111
    tmp = fieldname(insn, 6, 5); \
10559
111
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10560
111
    tmp = fieldname(insn, 11, 5); \
10561
111
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10562
111
    tmp = fieldname(insn, 16, 1); \
10563
111
    MCOperand_CreateImm0(MI, tmp); \
10564
111
    return S; \
10565
111
  case 290: \
10566
12
    tmp = fieldname(insn, 6, 5); \
10567
12
    if (!Check(&S, DecodeMSACtrlRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10568
12
    tmp = fieldname(insn, 11, 5); \
10569
11
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10570
11
    return S; \
10571
11
  case 291: \
10572
10
    tmp = fieldname(insn, 6, 5); \
10573
10
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10574
10
    tmp = fieldname(insn, 11, 5); \
10575
10
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10576
10
    tmp = fieldname(insn, 16, 4); \
10577
10
    MCOperand_CreateImm0(MI, tmp); \
10578
10
    return S; \
10579
37
  case 292: \
10580
37
    tmp = fieldname(insn, 6, 5); \
10581
37
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10582
37
    tmp = fieldname(insn, 11, 5); \
10583
37
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10584
37
    tmp = fieldname(insn, 16, 3); \
10585
37
    MCOperand_CreateImm0(MI, tmp); \
10586
37
    return S; \
10587
37
  case 293: \
10588
30
    tmp = fieldname(insn, 6, 5); \
10589
30
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10590
30
    tmp = fieldname(insn, 11, 5); \
10591
30
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10592
30
    tmp = fieldname(insn, 16, 2); \
10593
30
    MCOperand_CreateImm0(MI, tmp); \
10594
30
    return S; \
10595
30
  case 294: \
10596
19
    tmp = fieldname(insn, 6, 5); \
10597
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10598
19
    tmp = fieldname(insn, 11, 5); \
10599
19
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10600
19
    tmp = fieldname(insn, 16, 1); \
10601
19
    MCOperand_CreateImm0(MI, tmp); \
10602
19
    return S; \
10603
123
  case 295: \
10604
123
    tmp = fieldname(insn, 6, 5); \
10605
123
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10606
123
    tmp = fieldname(insn, 11, 5); \
10607
123
    if (!Check(&S, DecodeMSACtrlRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10608
123
    return S; \
10609
123
  case 296: \
10610
37
    tmp = fieldname(insn, 6, 5); \
10611
37
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10612
37
    tmp = fieldname(insn, 11, 5); \
10613
37
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10614
37
    tmp = fieldname(insn, 16, 4); \
10615
37
    MCOperand_CreateImm0(MI, tmp); \
10616
37
    return S; \
10617
268
  case 297: \
10618
268
    tmp = fieldname(insn, 6, 5); \
10619
268
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10620
268
    tmp = fieldname(insn, 11, 5); \
10621
268
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10622
268
    tmp = fieldname(insn, 16, 3); \
10623
268
    MCOperand_CreateImm0(MI, tmp); \
10624
268
    return S; \
10625
268
  case 298: \
10626
56
    tmp = fieldname(insn, 6, 5); \
10627
56
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10628
56
    tmp = fieldname(insn, 11, 5); \
10629
56
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10630
56
    tmp = fieldname(insn, 16, 2); \
10631
56
    MCOperand_CreateImm0(MI, tmp); \
10632
56
    return S; \
10633
56
  case 299: \
10634
10
    tmp = fieldname(insn, 6, 5); \
10635
10
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10636
10
    tmp = fieldname(insn, 11, 5); \
10637
10
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10638
10
    tmp = fieldname(insn, 16, 1); \
10639
10
    MCOperand_CreateImm0(MI, tmp); \
10640
10
    return S; \
10641
18
  case 300: \
10642
18
    tmp = fieldname(insn, 6, 5); \
10643
18
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10644
18
    tmp = fieldname(insn, 11, 5); \
10645
18
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10646
18
    return S; \
10647
79
  case 301: \
10648
79
    tmp = fieldname(insn, 6, 5); \
10649
79
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10650
79
    tmp = fieldname(insn, 6, 5); \
10651
79
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10652
79
    tmp = fieldname(insn, 11, 5); \
10653
79
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10654
79
    tmp = fieldname(insn, 16, 4); \
10655
79
    MCOperand_CreateImm0(MI, tmp); \
10656
79
    return S; \
10657
79
  case 302: \
10658
43
    tmp = fieldname(insn, 6, 5); \
10659
43
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10660
43
    tmp = fieldname(insn, 6, 5); \
10661
43
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10662
43
    tmp = fieldname(insn, 11, 5); \
10663
43
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10664
43
    tmp = fieldname(insn, 16, 3); \
10665
43
    MCOperand_CreateImm0(MI, tmp); \
10666
43
    return S; \
10667
43
  case 303: \
10668
20
    tmp = fieldname(insn, 6, 5); \
10669
20
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10670
20
    tmp = fieldname(insn, 6, 5); \
10671
20
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10672
20
    tmp = fieldname(insn, 11, 5); \
10673
20
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10674
20
    tmp = fieldname(insn, 16, 2); \
10675
20
    MCOperand_CreateImm0(MI, tmp); \
10676
20
    return S; \
10677
74
  case 304: \
10678
74
    tmp = fieldname(insn, 6, 5); \
10679
74
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10680
74
    tmp = fieldname(insn, 6, 5); \
10681
74
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10682
74
    tmp = fieldname(insn, 11, 5); \
10683
74
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10684
74
    tmp = fieldname(insn, 16, 1); \
10685
74
    MCOperand_CreateImm0(MI, tmp); \
10686
74
    return S; \
10687
83
  case 305: \
10688
83
    if (!Check(&S, DecodeINSVE_DF(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10689
83
    return S; \
10690
211
  case 306: \
10691
211
    tmp = fieldname(insn, 6, 5); \
10692
211
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10693
211
    tmp = fieldname(insn, 11, 5); \
10694
211
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10695
211
    tmp = fieldname(insn, 16, 5); \
10696
211
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10697
211
    return S; \
10698
211
  case 307: \
10699
40
    tmp = fieldname(insn, 6, 5); \
10700
40
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10701
40
    tmp = fieldname(insn, 11, 5); \
10702
40
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10703
40
    tmp = fieldname(insn, 16, 5); \
10704
40
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10705
40
    return S; \
10706
75
  case 308: \
10707
75
    tmp = fieldname(insn, 6, 5); \
10708
75
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10709
75
    tmp = fieldname(insn, 11, 5); \
10710
75
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10711
75
    return S; \
10712
117
  case 309: \
10713
117
    tmp = fieldname(insn, 6, 5); \
10714
117
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10715
117
    tmp = fieldname(insn, 11, 5); \
10716
117
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10717
117
    return S; \
10718
117
  case 310: \
10719
12
    tmp = fieldname(insn, 6, 5); \
10720
12
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10721
12
    tmp = fieldname(insn, 11, 5); \
10722
12
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10723
12
    return S; \
10724
12
  case 311: \
10725
12
    tmp = fieldname(insn, 6, 5); \
10726
12
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10727
12
    tmp = fieldname(insn, 11, 5); \
10728
12
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10729
12
    return S; \
10730
47
  case 312: \
10731
47
    tmp = fieldname(insn, 6, 5); \
10732
47
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10733
47
    tmp = fieldname(insn, 11, 5); \
10734
47
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10735
47
    return S; \
10736
47
  case 313: \
10737
12
    tmp = fieldname(insn, 6, 5); \
10738
12
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10739
12
    tmp = fieldname(insn, 11, 5); \
10740
12
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10741
12
    return S; \
10742
12
  case 314: \
10743
10
    tmp = fieldname(insn, 6, 5); \
10744
10
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10745
10
    tmp = fieldname(insn, 11, 5); \
10746
10
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10747
10
    return S; \
10748
67
  case 315: \
10749
67
    tmp = fieldname(insn, 6, 5); \
10750
67
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10751
67
    tmp = fieldname(insn, 11, 5); \
10752
67
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10753
67
    return S; \
10754
67
  case 316: \
10755
18
    tmp = fieldname(insn, 6, 5); \
10756
18
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10757
18
    tmp = fieldname(insn, 11, 5); \
10758
18
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10759
18
    return S; \
10760
937
  case 317: \
10761
937
    if (!Check(&S, DecodeMSA128Mem(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10762
937
    return S; \
10763
937
  case 318: \
10764
6
    tmp = fieldname(insn, 16, 5); \
10765
6
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10766
6
    tmp = fieldname(insn, 21, 5); \
10767
6
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10768
6
    tmp = fieldname(insn, 6, 5); \
10769
6
    MCOperand_CreateImm0(MI, tmp); \
10770
6
    tmp = fieldname(insn, 11, 5); \
10771
6
    if (!Check(&S, DecodeUImmWithOffset_5_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10772
6
    return S; \
10773
6
  case 319: \
10774
0
    tmp = fieldname(insn, 16, 5); \
10775
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10776
0
    tmp = fieldname(insn, 21, 5); \
10777
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10778
0
    tmp = fieldname(insn, 6, 5); \
10779
0
    MCOperand_CreateImm0(MI, tmp); \
10780
0
    tmp = fieldname(insn, 11, 5); \
10781
0
    if (!Check(&S, DecodeInsSize(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10782
0
    tmp = fieldname(insn, 16, 5); \
10783
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10784
0
    return S; \
10785
0
  case 320: \
10786
0
    tmp = fieldname(insn, 21, 5); \
10787
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10788
0
    tmp = fieldname(insn, 11, 5); \
10789
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10790
0
    tmp = fieldname(insn, 16, 5); \
10791
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10792
0
    return S; \
10793
41
  case 321: \
10794
41
    tmp = fieldname(insn, 11, 5); \
10795
41
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10796
41
    tmp = fieldname(insn, 21, 5); \
10797
41
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10798
41
    tmp = fieldname(insn, 16, 5); \
10799
41
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10800
41
    return S; \
10801
41
  case 322: \
10802
18
    tmp = fieldname(insn, 16, 5); \
10803
18
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10804
18
    tmp = fieldname(insn, 16, 5); \
10805
18
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10806
18
    tmp = fieldname(insn, 21, 5); \
10807
18
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10808
18
    return S; \
10809
38
  case 323: \
10810
38
    tmp = fieldname(insn, 11, 5); \
10811
38
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10812
38
    tmp = fieldname(insn, 21, 5); \
10813
38
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10814
38
    tmp = fieldname(insn, 16, 5); \
10815
38
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10816
38
    return S; \
10817
38
  case 324: \
10818
10
    tmp = fieldname(insn, 11, 5); \
10819
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10820
10
    tmp = fieldname(insn, 21, 5); \
10821
10
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10822
10
    return S; \
10823
34
  case 325: \
10824
34
    tmp = fieldname(insn, 11, 5); \
10825
34
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10826
34
    tmp = fieldname(insn, 21, 5); \
10827
34
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10828
34
    tmp = fieldname(insn, 16, 5); \
10829
34
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10830
34
    return S; \
10831
34
  case 326: \
10832
8
    tmp = fieldname(insn, 11, 5); \
10833
8
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10834
8
    tmp = fieldname(insn, 21, 5); \
10835
8
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10836
8
    tmp = fieldname(insn, 16, 5); \
10837
8
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10838
8
    return S; \
10839
41
  case 327: \
10840
41
    tmp = fieldname(insn, 16, 5); \
10841
41
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10842
41
    tmp = fieldname(insn, 21, 5); \
10843
41
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10844
41
    tmp = fieldname(insn, 11, 5); \
10845
41
    MCOperand_CreateImm0(MI, tmp); \
10846
41
    tmp = fieldname(insn, 16, 5); \
10847
41
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10848
41
    return S; \
10849
41
  case 328: \
10850
15
    tmp = fieldname(insn, 11, 5); \
10851
15
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10852
15
    tmp = fieldname(insn, 16, 5); \
10853
15
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10854
15
    return S; \
10855
15
  case 329: \
10856
1
    tmp = fieldname(insn, 11, 5); \
10857
1
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10858
1
    tmp = fieldname(insn, 16, 10); \
10859
1
    MCOperand_CreateImm0(MI, tmp); \
10860
1
    return S; \
10861
24
  case 330: \
10862
24
    tmp = fieldname(insn, 11, 5); \
10863
24
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10864
24
    tmp = fieldname(insn, 16, 5); \
10865
24
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10866
24
    return S; \
10867
24
  case 331: \
10868
10
    tmp = fieldname(insn, 11, 5); \
10869
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10870
10
    tmp = fieldname(insn, 16, 5); \
10871
10
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10872
10
    return S; \
10873
29
  case 332: \
10874
29
    tmp = fieldname(insn, 11, 5); \
10875
29
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10876
29
    tmp = fieldname(insn, 16, 5); \
10877
29
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10878
29
    return S; \
10879
37
  case 333: \
10880
37
    tmp = fieldname(insn, 11, 5); \
10881
37
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10882
37
    tmp = fieldname(insn, 16, 5); \
10883
37
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10884
37
    tmp = fieldname(insn, 21, 5); \
10885
37
    MCOperand_CreateImm0(MI, tmp); \
10886
37
    return S; \
10887
37
  case 334: \
10888
26
    tmp = fieldname(insn, 11, 5); \
10889
26
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10890
26
    tmp = fieldname(insn, 16, 5); \
10891
26
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10892
26
    tmp = fieldname(insn, 21, 5); \
10893
26
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10894
26
    return S; \
10895
26
  case 335: \
10896
10
    tmp = fieldname(insn, 11, 5); \
10897
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10898
10
    tmp = fieldname(insn, 16, 5); \
10899
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10900
10
    tmp = fieldname(insn, 21, 5); \
10901
10
    MCOperand_CreateImm0(MI, tmp); \
10902
10
    return S; \
10903
10
  case 336: \
10904
0
    if (!Check(&S, DecodeMemEVA(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10905
0
    return S; \
10906
39
  case 337: \
10907
39
    if (!Check(&S, DecodeCacheeOp_CacheOpR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10908
39
    return S; \
10909
39
  case 338: \
10910
10
    tmp = fieldname(insn, 16, 5); \
10911
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10912
10
    tmp = fieldname(insn, 21, 5); \
10913
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10914
10
    tmp = fieldname(insn, 11, 5); \
10915
10
    MCOperand_CreateImm0(MI, tmp); \
10916
10
    tmp = fieldname(insn, 16, 5); \
10917
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10918
10
    return S; \
10919
21
  case 339: \
10920
21
    tmp = fieldname(insn, 16, 5); \
10921
21
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10922
21
    tmp = fieldname(insn, 11, 2); \
10923
21
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10924
21
    tmp = fieldname(insn, 21, 5); \
10925
21
    MCOperand_CreateImm0(MI, tmp); \
10926
21
    return S; \
10927
48
  case 340: \
10928
48
    tmp = fieldname(insn, 16, 5); \
10929
48
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10930
48
    tmp = fieldname(insn, 11, 2); \
10931
48
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10932
48
    tmp = fieldname(insn, 21, 5); \
10933
48
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10934
48
    return S; \
10935
48
  case 341: \
10936
21
    tmp = fieldname(insn, 11, 5); \
10937
21
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10938
21
    tmp = fieldname(insn, 16, 10); \
10939
21
    MCOperand_CreateImm0(MI, tmp); \
10940
21
    return S; \
10941
21
  case 342: \
10942
6
    tmp = fieldname(insn, 21, 5); \
10943
6
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10944
6
    tmp = fieldname(insn, 11, 10); \
10945
6
    MCOperand_CreateImm0(MI, tmp); \
10946
6
    return S; \
10947
269
  case 343: \
10948
269
    tmp = fieldname(insn, 11, 2); \
10949
269
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10950
269
    tmp = fieldname(insn, 20, 6); \
10951
269
    if (!Check(&S, DecodeSImmWithOffsetAndScale_6_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10952
269
    tmp = fieldname(insn, 11, 2); \
10953
269
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10954
269
    return S; \
10955
269
  case 344: \
10956
10
    tmp = fieldname(insn, 11, 2); \
10957
10
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10958
10
    tmp = fieldname(insn, 21, 5); \
10959
10
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10960
10
    tmp = fieldname(insn, 11, 2); \
10961
10
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10962
10
    return S; \
10963
10
  case 345: \
10964
3
    tmp = fieldname(insn, 16, 5); \
10965
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10966
3
    tmp = fieldname(insn, 11, 5); \
10967
3
    if (!Check(&S, DecodeHWRegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10968
3
    tmp = fieldname(insn, 6, 3); \
10969
0
    MCOperand_CreateImm0(MI, tmp); \
10970
0
    return S; \
10971
344
  case 346: \
10972
344
    if (!Check(&S, DecodeCacheOp(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10973
344
    return S; \
10974
832
  case 347: \
10975
832
    if (!Check(&S, DecodeFMem(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10976
832
    return S; \
10977
1.71k
  case 348: \
10978
1.71k
    if (!Check(&S, DecodeFMem2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10979
1.71k
    return S; \
10980
1.71k
  case 349: \
10981
0
    if (!Check(&S, DecodeDAHIDATI(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10982
0
    return S; \
10983
0
  case 350: \
10984
0
    tmp = fieldname(insn, 0, 16); \
10985
0
    MCOperand_CreateImm0(MI, tmp); \
10986
0
    return S; \
10987
1.04k
  case 351: \
10988
1.04k
    if (!Check(&S, DecodeBlezGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10989
1.04k
    return S; \
10990
1.04k
  case 352: \
10991
628
    if (!Check(&S, DecodeBgtzGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10992
628
    return S; \
10993
1.04k
  case 353: \
10994
1.04k
    if (!Check(&S, DecodeAddiGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10995
1.04k
    return S; \
10996
1.04k
  case 354: \
10997
40
    tmp = fieldname(insn, 16, 5); \
10998
40
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10999
40
    tmp = fieldname(insn, 0, 16); \
11000
40
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11001
40
    return S; \
11002
43
  case 355: \
11003
43
    tmp = fieldname(insn, 6, 5); \
11004
43
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11005
43
    tmp = fieldname(insn, 6, 5); \
11006
43
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11007
43
    tmp = fieldname(insn, 11, 5); \
11008
43
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11009
43
    tmp = fieldname(insn, 16, 5); \
11010
43
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11011
43
    return S; \
11012
83
  case 356: \
11013
83
    tmp = fieldname(insn, 6, 5); \
11014
83
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11015
83
    tmp = fieldname(insn, 6, 5); \
11016
83
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11017
83
    tmp = fieldname(insn, 11, 5); \
11018
83
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11019
83
    tmp = fieldname(insn, 16, 5); \
11020
83
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11021
83
    return S; \
11022
262
  case 357: \
11023
262
    tmp = fieldname(insn, 6, 5); \
11024
262
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11025
262
    tmp = fieldname(insn, 6, 5); \
11026
262
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11027
262
    tmp = fieldname(insn, 11, 5); \
11028
262
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11029
262
    tmp = fieldname(insn, 16, 5); \
11030
262
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11031
262
    return S; \
11032
262
  case 358: \
11033
46
    tmp = fieldname(insn, 6, 5); \
11034
46
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11035
46
    tmp = fieldname(insn, 11, 5); \
11036
46
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11037
46
    tmp = fieldname(insn, 16, 5); \
11038
46
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11039
46
    return S; \
11040
78
  case 359: \
11041
78
    tmp = fieldname(insn, 6, 5); \
11042
78
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11043
78
    tmp = fieldname(insn, 11, 5); \
11044
78
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11045
78
    tmp = fieldname(insn, 16, 5); \
11046
78
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11047
78
    return S; \
11048
78
  case 360: \
11049
35
    tmp = fieldname(insn, 6, 5); \
11050
35
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11051
35
    tmp = fieldname(insn, 11, 5); \
11052
35
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11053
35
    tmp = fieldname(insn, 16, 5); \
11054
35
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11055
35
    return S; \
11056
87
  case 361: \
11057
87
    tmp = fieldname(insn, 16, 5); \
11058
87
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11059
87
    tmp = fieldname(insn, 0, 16); \
11060
87
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11061
87
    return S; \
11062
235
  case 362: \
11063
235
    if (!Check(&S, DecodeFMemCop2R6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11064
235
    return S; \
11065
667
  case 363: \
11066
667
    if (!Check(&S, DecodeBlezlGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11067
667
    return S; \
11068
667
  case 364: \
11069
496
    if (!Check(&S, DecodeBgtzlGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11070
496
    return S; \
11071
530
  case 365: \
11072
530
    if (!Check(&S, DecodeDaddiGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11073
530
    return S; \
11074
530
  case 366: \
11075
0
    tmp = fieldname(insn, 16, 5); \
11076
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11077
0
    tmp = fieldname(insn, 21, 5); \
11078
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11079
0
    tmp = fieldname(insn, 0, 16); \
11080
0
    MCOperand_CreateImm0(MI, tmp); \
11081
0
    return S; \
11082
0
  case 367: \
11083
0
    if (!Check(&S, DecodeCRC(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11084
0
    return S; \
11085
0
  case 368: \
11086
0
    tmp = fieldname(insn, 11, 5); \
11087
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11088
0
    tmp = fieldname(insn, 21, 5); \
11089
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11090
0
    tmp = fieldname(insn, 16, 5); \
11091
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11092
0
    tmp = fieldname(insn, 6, 2); \
11093
0
    MCOperand_CreateImm0(MI, tmp); \
11094
0
    return S; \
11095
0
  case 369: \
11096
0
    tmp = fieldname(insn, 11, 5); \
11097
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11098
0
    tmp = fieldname(insn, 16, 5); \
11099
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11100
0
    return S; \
11101
0
  case 370: \
11102
0
    tmp = fieldname(insn, 11, 5); \
11103
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11104
0
    tmp = fieldname(insn, 21, 5); \
11105
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11106
0
    tmp = fieldname(insn, 16, 5); \
11107
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11108
0
    tmp = fieldname(insn, 6, 3); \
11109
0
    MCOperand_CreateImm0(MI, tmp); \
11110
0
    return S; \
11111
163
  case 371: \
11112
163
    if (!Check(&S, DecodeSpecial3LlSc(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11113
163
    return S; \
11114
163
  case 372: \
11115
0
    tmp = fieldname(insn, 21, 5); \
11116
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11117
0
    tmp = fieldname(insn, 8, 2); \
11118
0
    MCOperand_CreateImm0(MI, tmp); \
11119
0
    return S; \
11120
228
  case 373: \
11121
228
    tmp = fieldname(insn, 0, 26); \
11122
228
    if (!Check(&S, DecodeBranchTarget26(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11123
228
    return S; \
11124
672
  case 374: \
11125
672
    tmp = fieldname(insn, 21, 5); \
11126
672
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11127
672
    tmp = fieldname(insn, 0, 21); \
11128
672
    if (!Check(&S, DecodeBranchTarget21(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11129
672
    return S; \
11130
672
  case 375: \
11131
0
    tmp = fieldname(insn, 21, 5); \
11132
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11133
0
    tmp = fieldname(insn, 0, 18); \
11134
0
    if (!Check(&S, DecodeSimm18Lsl3(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11135
0
    return S; \
11136
0
  case 376: \
11137
0
    tmp = fieldname(insn, 21, 5); \
11138
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11139
0
    tmp = fieldname(insn, 0, 21); \
11140
0
    if (!Check(&S, DecodeBranchTarget21(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11141
0
    return S; \
11142
8
  case 377: \
11143
8
    tmp = fieldname(insn, 11, 5); \
11144
8
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11145
8
    tmp = fieldname(insn, 16, 5); \
11146
8
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11147
8
    tmp = fieldname(insn, 21, 5); \
11148
8
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11149
8
    return S; \
11150
75
  case 378: \
11151
75
    tmp = fieldname(insn, 21, 5); \
11152
75
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11153
75
    tmp = fieldname(insn, 16, 5); \
11154
75
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11155
75
    return S; \
11156
497
  case 379: \
11157
497
    tmp = fieldname(insn, 11, 5); \
11158
497
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11159
497
    tmp = fieldname(insn, 16, 5); \
11160
497
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11161
497
    tmp = fieldname(insn, 6, 5); \
11162
497
    MCOperand_CreateImm0(MI, tmp); \
11163
497
    return S; \
11164
497
  case 380: \
11165
18
    tmp = fieldname(insn, 16, 5); \
11166
18
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11167
18
    tmp = fieldname(insn, 11, 5); \
11168
18
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11169
18
    tmp = fieldname(insn, 0, 3); \
11170
18
    MCOperand_CreateImm0(MI, tmp); \
11171
18
    return S; \
11172
18
  case 381: \
11173
3
    tmp = fieldname(insn, 11, 5); \
11174
3
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11175
3
    tmp = fieldname(insn, 16, 5); \
11176
3
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11177
3
    tmp = fieldname(insn, 0, 3); \
11178
3
    MCOperand_CreateImm0(MI, tmp); \
11179
3
    return S; \
11180
58
  case 382: \
11181
58
    tmp = fieldname(insn, 16, 5); \
11182
58
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11183
58
    tmp = fieldname(insn, 11, 5); \
11184
58
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11185
58
    tmp = fieldname(insn, 0, 3); \
11186
58
    MCOperand_CreateImm0(MI, tmp); \
11187
58
    return S; \
11188
58
  case 383: \
11189
0
    tmp = fieldname(insn, 11, 5); \
11190
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11191
0
    tmp = fieldname(insn, 16, 5); \
11192
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11193
0
    tmp = fieldname(insn, 0, 3); \
11194
0
    MCOperand_CreateImm0(MI, tmp); \
11195
0
    return S; \
11196
0
  case 384: \
11197
0
    tmp = fieldname(insn, 13, 3); \
11198
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11199
0
    tmp = fieldname(insn, 16, 5); \
11200
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11201
0
    tmp = fieldname(insn, 21, 5); \
11202
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11203
0
    return S; \
11204
686
  case 385: \
11205
686
    tmp = fieldname(insn, 16, 5); \
11206
686
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11207
686
    tmp = fieldname(insn, 21, 5); \
11208
686
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11209
686
    tmp = fieldname(insn, 0, 16); \
11210
686
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11211
686
    return S; \
11212
686
  case 386: \
11213
38
    tmp = 0x0; \
11214
38
    tmp |= fieldname(insn, 11, 5) << 0; \
11215
38
    tmp |= fieldname(insn, 16, 5) << 0; \
11216
38
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11217
38
    tmp = fieldname(insn, 21, 5); \
11218
38
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11219
38
    return S; \
11220
38
  case 387: \
11221
0
    if (!Check(&S, DecodeDEXT(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11222
0
    return S; \
11223
0
  case 388: \
11224
0
    if (!Check(&S, DecodeDINS(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11225
0
    return S; \
11226
17
  case 389: \
11227
17
    tmp = fieldname(insn, 16, 5); \
11228
17
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11229
17
    tmp = fieldname(insn, 11, 5); \
11230
17
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11231
17
    return S; \
11232
248
  case 390: \
11233
248
    tmp = fieldname(insn, 11, 5); \
11234
248
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11235
248
    tmp = fieldname(insn, 16, 5); \
11236
248
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11237
248
    return S; \
11238
248
  case 391: \
11239
3
    tmp = fieldname(insn, 11, 5); \
11240
3
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11241
3
    tmp = fieldname(insn, 11, 5); \
11242
3
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11243
3
    tmp = fieldname(insn, 16, 5); \
11244
3
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11245
3
    return S; \
11246
454
  case 392: \
11247
454
    tmp = fieldname(insn, 6, 5); \
11248
454
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11249
454
    tmp = fieldname(insn, 11, 5); \
11250
454
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11251
454
    return S; \
11252
937
  case 393: \
11253
937
    tmp = fieldname(insn, 6, 5); \
11254
937
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11255
937
    tmp = fieldname(insn, 11, 5); \
11256
937
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11257
937
    tmp = fieldname(insn, 18, 3); \
11258
937
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11259
937
    tmp = fieldname(insn, 6, 5); \
11260
937
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11261
937
    return S; \
11262
937
  case 394: \
11263
70
    tmp = fieldname(insn, 6, 5); \
11264
70
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11265
70
    tmp = fieldname(insn, 11, 5); \
11266
70
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11267
70
    tmp = fieldname(insn, 16, 5); \
11268
70
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11269
70
    tmp = fieldname(insn, 6, 5); \
11270
70
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11271
70
    return S; \
11272
70
  case 395: \
11273
0
    tmp = fieldname(insn, 6, 5); \
11274
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11275
0
    tmp = fieldname(insn, 11, 5); \
11276
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11277
0
    tmp = fieldname(insn, 16, 5); \
11278
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11279
0
    return S; \
11280
9
  case 396: \
11281
9
    tmp = fieldname(insn, 8, 3); \
11282
9
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11283
9
    tmp = fieldname(insn, 11, 5); \
11284
9
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11285
9
    tmp = fieldname(insn, 16, 5); \
11286
9
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11287
9
    return S; \
11288
136
  case 397: \
11289
136
    tmp = fieldname(insn, 6, 5); \
11290
136
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11291
136
    tmp = fieldname(insn, 21, 5); \
11292
136
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11293
136
    tmp = fieldname(insn, 16, 5); \
11294
136
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11295
136
    return S; \
11296
208
  case 398: \
11297
208
    tmp = fieldname(insn, 11, 5); \
11298
208
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11299
208
    tmp = fieldname(insn, 21, 5); \
11300
208
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11301
208
    tmp = fieldname(insn, 16, 5); \
11302
208
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11303
208
    return S; \
11304
208
  case 399: \
11305
102
    tmp = fieldname(insn, 6, 5); \
11306
102
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11307
102
    tmp = fieldname(insn, 21, 5); \
11308
102
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11309
102
    tmp = fieldname(insn, 11, 5); \
11310
102
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11311
102
    tmp = fieldname(insn, 16, 5); \
11312
102
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11313
102
    return S; \
11314
102
  case 400: \
11315
0
    tmp = fieldname(insn, 0, 2); \
11316
0
    MCOperand_CreateImm0(MI, tmp); \
11317
0
    return S; \
11318
102
  case 401: \
11319
0
    tmp = fieldname(insn, 0, 3); \
11320
0
    MCOperand_CreateImm0(MI, tmp); \
11321
0
    return S; \
11322
102
  case 402: \
11323
0
    tmp = fieldname(insn, 5, 5); \
11324
0
    if (!Check(&S, DecodeGPRNM32NZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11325
0
    tmp = fieldname(insn, 0, 5); \
11326
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11327
0
    return S; \
11328
0
  case 403: \
11329
0
    tmp = fieldname(insn, 7, 3); \
11330
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11331
0
    tmp = fieldname(insn, 0, 7) << 2; \
11332
0
    if (!Check(&S, DecodeMemNM_6_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11333
0
    return S; \
11334
0
  case 404: \
11335
0
    tmp = 0x0; \
11336
0
    tmp |= fieldname(insn, 0, 1) << 10; \
11337
0
    tmp |= fieldname(insn, 1, 9) << 1; \
11338
0
    if (!Check(&S, DecodeBranchTargetNM_10(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11339
0
    return S; \
11340
0
  case 405: \
11341
0
    tmp = fieldname(insn, 4, 4) << 4; \
11342
0
    MCOperand_CreateImm0(MI, tmp); \
11343
0
    tmp = 0x0; \
11344
0
    tmp |= fieldname(insn, 0, 4) << 0; \
11345
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11346
0
    if (!Check(&S, DecodeNMRegList16Operand(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11347
0
    return S; \
11348
0
  case 406: \
11349
0
    tmp = fieldname(insn, 7, 3); \
11350
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11351
0
    tmp = fieldname(insn, 4, 3); \
11352
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11353
0
    tmp = fieldname(insn, 0, 3); \
11354
0
    if (!Check(&S, DecodeUImm3Shift(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11355
0
    return S; \
11356
0
  case 407: \
11357
0
    tmp = fieldname(insn, 5, 5); \
11358
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11359
0
    tmp = fieldname(insn, 0, 5) << 2; \
11360
0
    if (!Check(&S, DecodeMemNM_7_0_Mips_GPRNMSPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11361
0
    return S; \
11362
0
  case 408: \
11363
0
    tmp = 0x0; \
11364
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11365
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11366
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11367
0
    tmp = 0x0; \
11368
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11369
0
    tmp |= fieldname(insn, 4, 1) << 4; \
11370
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11371
0
    return S; \
11372
0
  case 409: \
11373
0
    tmp = fieldname(insn, 7, 3); \
11374
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11375
0
    tmp = fieldname(insn, 4, 3); \
11376
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11377
0
    return S; \
11378
0
  case 410: \
11379
0
    tmp = fieldname(insn, 4, 3); \
11380
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11381
0
    tmp = fieldname(insn, 7, 3); \
11382
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11383
0
    return S; \
11384
0
  case 411: \
11385
0
    tmp = fieldname(insn, 1, 3); \
11386
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11387
0
    tmp = 0x0; \
11388
0
    tmp |= fieldname(insn, 4, 3) << 0; \
11389
0
    tmp |= fieldname(insn, 7, 3) << 5; \
11390
0
    if (!Check(&S, DecodeMemNMRX_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11391
0
    return S; \
11392
0
  case 412: \
11393
0
    tmp = fieldname(insn, 7, 3); \
11394
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11395
0
    tmp = fieldname(insn, 0, 7) << 2; \
11396
0
    if (!Check(&S, DecodeMemNM_9_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11397
0
    return S; \
11398
0
  case 413: \
11399
0
    tmp = fieldname(insn, 7, 3); \
11400
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11401
0
    tmp = 0x0; \
11402
0
    tmp |= fieldname(insn, 0, 2) << 0; \
11403
0
    tmp |= fieldname(insn, 4, 3) << 2; \
11404
0
    if (!Check(&S, DecodeMemNM_2_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11405
0
    return S; \
11406
0
  case 414: \
11407
0
    tmp = fieldname(insn, 7, 3); \
11408
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11409
0
    tmp = 0x0; \
11410
0
    tmp |= fieldname(insn, 0, 2) << 0; \
11411
0
    tmp |= fieldname(insn, 4, 3) << 2; \
11412
0
    if (!Check(&S, DecodeMemNM_2_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11413
0
    return S; \
11414
0
  case 415: \
11415
0
    tmp = fieldname(insn, 7, 3); \
11416
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11417
0
    tmp = fieldname(insn, 0, 6) << 2; \
11418
0
    if (!Check(&S, DecodeUImmWithReg_8_0_1_Mips_SP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11419
0
    return S; \
11420
0
  case 416: \
11421
0
    tmp = 0x0; \
11422
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11423
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11424
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11425
0
    tmp = 0x0; \
11426
0
    tmp |= fieldname(insn, 0, 3) << 4; \
11427
0
    tmp |= fieldname(insn, 3, 1) << 3; \
11428
0
    tmp |= fieldname(insn, 4, 1) << 8; \
11429
0
    tmp |= fieldname(insn, 8, 1) << 2; \
11430
0
    if (!Check(&S, DecodeMemNM4x4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11431
0
    return S; \
11432
0
  case 417: \
11433
0
    tmp = fieldname(insn, 7, 3); \
11434
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11435
0
    tmp = 0x0; \
11436
0
    tmp |= fieldname(insn, 1, 2) << 1; \
11437
0
    tmp |= fieldname(insn, 4, 3) << 3; \
11438
0
    if (!Check(&S, DecodeMemNM_3_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11439
0
    return S; \
11440
0
  case 418: \
11441
0
    tmp = fieldname(insn, 7, 3); \
11442
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11443
0
    tmp = 0x0; \
11444
0
    tmp |= fieldname(insn, 1, 2) << 1; \
11445
0
    tmp |= fieldname(insn, 4, 3) << 3; \
11446
0
    if (!Check(&S, DecodeMemNM_3_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11447
0
    return S; \
11448
0
  case 419: \
11449
0
    tmp = fieldname(insn, 7, 3); \
11450
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11451
0
    tmp = fieldname(insn, 4, 3); \
11452
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11453
0
    tmp = fieldname(insn, 0, 3) << 2; \
11454
0
    MCOperand_CreateImm0(MI, tmp); \
11455
0
    return S; \
11456
0
  case 420: \
11457
0
    tmp = fieldname(insn, 5, 5); \
11458
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11459
0
    tmp = fieldname(insn, 5, 5); \
11460
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11461
0
    tmp = 0x0; \
11462
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11463
0
    tmp |= fieldname(insn, 4, 1) << 3; \
11464
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_4_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11465
0
    return S; \
11466
0
  case 421: \
11467
0
    tmp = fieldname(insn, 7, 3); \
11468
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11469
0
    tmp = fieldname(insn, 0, 7) << 2; \
11470
0
    if (!Check(&S, DecodeMemNM_6_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11471
0
    return S; \
11472
0
  case 422: \
11473
0
    tmp = fieldname(insn, 7, 3); \
11474
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11475
0
    tmp = 0x0; \
11476
0
    tmp |= fieldname(insn, 0, 1) << 7; \
11477
0
    tmp |= fieldname(insn, 1, 6) << 1; \
11478
0
    if (!Check(&S, DecodeBranchTargetNM_7(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11479
0
    return S; \
11480
0
  case 423: \
11481
0
    tmp = fieldname(insn, 1, 3); \
11482
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11483
0
    tmp = fieldname(insn, 4, 3); \
11484
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11485
0
    tmp = fieldname(insn, 7, 3); \
11486
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11487
0
    return S; \
11488
0
  case 424: \
11489
0
    tmp = 0x0; \
11490
0
    tmp |= fieldname(insn, 3, 1) << 1; \
11491
0
    tmp |= fieldname(insn, 8, 1) << 0; \
11492
0
    if (!Check(&S, DecodeGPRNM2R1RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11493
0
    tmp = 0x0; \
11494
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11495
0
    tmp |= fieldname(insn, 4, 1) << 4; \
11496
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11497
0
    tmp = 0x0; \
11498
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11499
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11500
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11501
0
    return S; \
11502
0
  case 425: \
11503
0
    tmp = fieldname(insn, 7, 3); \
11504
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11505
0
    tmp = fieldname(insn, 0, 7); \
11506
0
    if (!Check(&S, DecodeImmM1To126(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11507
0
    return S; \
11508
0
  case 426: \
11509
0
    tmp = fieldname(insn, 7, 3); \
11510
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11511
0
    tmp = fieldname(insn, 0, 7) << 2; \
11512
0
    if (!Check(&S, DecodeMemNM_9_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11513
0
    return S; \
11514
0
  case 427: \
11515
0
    tmp = fieldname(insn, 5, 5); \
11516
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11517
0
    return S; \
11518
0
  case 428: \
11519
0
    tmp = fieldname(insn, 4, 1); \
11520
0
    if (!Check(&S, DecodeGPRNMRARegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11521
0
    tmp = fieldname(insn, 5, 5); \
11522
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11523
0
    return S; \
11524
0
  case 429: \
11525
0
    if (!Check(&S, DecodeBranchConflictNM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11526
0
    return S; \
11527
0
  case 430: \
11528
0
    tmp = fieldname(insn, 7, 3); \
11529
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11530
0
    tmp = fieldname(insn, 4, 3); \
11531
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11532
0
    tmp = fieldname(insn, 0, 4); \
11533
0
    if (!Check(&S, DecodeUImm4Mask(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11534
0
    return S; \
11535
0
  case 431: \
11536
0
    tmp = 0x0; \
11537
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11538
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11539
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11540
0
    tmp = 0x0; \
11541
0
    tmp |= fieldname(insn, 0, 3) << 4; \
11542
0
    tmp |= fieldname(insn, 3, 1) << 3; \
11543
0
    tmp |= fieldname(insn, 4, 1) << 8; \
11544
0
    tmp |= fieldname(insn, 8, 1) << 2; \
11545
0
    if (!Check(&S, DecodeMemNM4x4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11546
0
    return S; \
11547
0
  case 432: \
11548
0
    tmp = 0x0; \
11549
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11550
0
    tmp |= fieldname(insn, 4, 1) << 4; \
11551
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11552
0
    tmp = 0x0; \
11553
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11554
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11555
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11556
0
    tmp = 0x0; \
11557
0
    tmp |= fieldname(insn, 3, 1) << 1; \
11558
0
    tmp |= fieldname(insn, 8, 1) << 0; \
11559
0
    if (!Check(&S, DecodeGPRNM2R1RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11560
0
    return S; \
11561
0
  case 433: \
11562
0
    tmp = fieldname(insn, 0, 18); \
11563
0
    MCOperand_CreateImm0(MI, tmp); \
11564
0
    return S; \
11565
0
  case 434: \
11566
0
    tmp = fieldname(insn, 0, 19); \
11567
0
    MCOperand_CreateImm0(MI, tmp); \
11568
0
    return S; \
11569
0
  case 435: \
11570
0
    tmp = fieldname(insn, 21, 5); \
11571
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11572
0
    tmp = fieldname(insn, 16, 5); \
11573
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11574
0
    tmp = fieldname(insn, 0, 16); \
11575
0
    MCOperand_CreateImm0(MI, tmp); \
11576
0
    return S; \
11577
0
  case 436: \
11578
0
    tmp = fieldname(insn, 21, 5); \
11579
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11580
0
    tmp = 0x0; \
11581
0
    tmp |= fieldname(insn, 0, 1) << 21; \
11582
0
    tmp |= fieldname(insn, 1, 20) << 1; \
11583
0
    if (!Check(&S, DecodeAddressPCRelNM_22(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11584
0
    return S; \
11585
0
  case 437: \
11586
0
    tmp = fieldname(insn, 24, 1); \
11587
0
    if (!Check(&S, DecodeGPRNM1R1RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11588
0
    tmp = 0x0; \
11589
0
    tmp |= fieldname(insn, 21, 3) << 0; \
11590
0
    tmp |= fieldname(insn, 25, 1) << 4; \
11591
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11592
0
    tmp = 0x0; \
11593
0
    tmp |= fieldname(insn, 0, 1) << 21; \
11594
0
    tmp |= fieldname(insn, 1, 20) << 1; \
11595
0
    if (!Check(&S, DecodeBranchTargetNM_21(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11596
0
    return S; \
11597
0
  case 438: \
11598
0
    tmp = fieldname(insn, 16, 5); \
11599
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11600
0
    tmp = fieldname(insn, 21, 5); \
11601
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11602
0
    tmp = fieldname(insn, 11, 5); \
11603
0
    MCOperand_CreateImm0(MI, tmp); \
11604
0
    return S; \
11605
0
  case 439: \
11606
0
    tmp = fieldname(insn, 21, 5); \
11607
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11608
0
    tmp = fieldname(insn, 16, 5); \
11609
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11610
0
    tmp = fieldname(insn, 11, 5); \
11611
0
    MCOperand_CreateImm0(MI, tmp); \
11612
0
    return S; \
11613
0
  case 440: \
11614
0
    tmp = fieldname(insn, 11, 5); \
11615
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11616
0
    tmp = fieldname(insn, 16, 10); \
11617
0
    if (!Check(&S, DecodeMemNMRX_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11618
0
    return S; \
11619
0
  case 441: \
11620
0
    tmp = fieldname(insn, 21, 5); \
11621
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11622
0
    tmp = fieldname(insn, 16, 5); \
11623
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11624
0
    return S; \
11625
0
  case 442: \
11626
0
    tmp = fieldname(insn, 11, 5); \
11627
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11628
0
    tmp = fieldname(insn, 16, 5); \
11629
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11630
0
    tmp = fieldname(insn, 21, 5); \
11631
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11632
0
    tmp = fieldname(insn, 9, 2); \
11633
0
    MCOperand_CreateImm0(MI, tmp); \
11634
0
    return S; \
11635
0
  case 443: \
11636
0
    tmp = fieldname(insn, 11, 5); \
11637
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11638
0
    tmp = fieldname(insn, 16, 5); \
11639
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11640
0
    tmp = fieldname(insn, 21, 5); \
11641
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11642
0
    return S; \
11643
0
  case 444: \
11644
0
    tmp = fieldname(insn, 11, 5); \
11645
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11646
0
    tmp = fieldname(insn, 16, 5); \
11647
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11648
0
    tmp = fieldname(insn, 21, 5); \
11649
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11650
0
    tmp = fieldname(insn, 11, 5); \
11651
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11652
0
    return S; \
11653
0
  case 445: \
11654
0
    tmp = fieldname(insn, 11, 5); \
11655
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11656
0
    tmp = fieldname(insn, 16, 5); \
11657
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11658
0
    tmp = fieldname(insn, 21, 5); \
11659
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11660
0
    tmp = fieldname(insn, 6, 5); \
11661
0
    MCOperand_CreateImm0(MI, tmp); \
11662
0
    return S; \
11663
0
  case 446: \
11664
0
    tmp = fieldname(insn, 16, 5); \
11665
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11666
0
    tmp = fieldname(insn, 11, 5); \
11667
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11668
0
    tmp = fieldname(insn, 21, 5); \
11669
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11670
0
    return S; \
11671
0
  case 447: \
11672
0
    tmp = fieldname(insn, 21, 5); \
11673
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11674
0
    tmp = fieldname(insn, 21, 5); \
11675
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11676
0
    tmp = fieldname(insn, 16, 5); \
11677
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11678
0
    return S; \
11679
0
  case 448: \
11680
0
    tmp = fieldname(insn, 21, 5); \
11681
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11682
0
    tmp = fieldname(insn, 11, 10); \
11683
0
    if (!Check(&S, DecodeCOP0SelRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11684
0
    return S; \
11685
0
  case 449: \
11686
0
    tmp = fieldname(insn, 21, 5); \
11687
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11688
0
    tmp = fieldname(insn, 16, 5); \
11689
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11690
0
    tmp = fieldname(insn, 10, 1); \
11691
0
    MCOperand_CreateImm0(MI, tmp); \
11692
0
    tmp = fieldname(insn, 11, 5); \
11693
0
    MCOperand_CreateImm0(MI, tmp); \
11694
0
    tmp = fieldname(insn, 3, 1); \
11695
0
    MCOperand_CreateImm0(MI, tmp); \
11696
0
    return S; \
11697
0
  case 450: \
11698
0
    tmp = fieldname(insn, 16, 5); \
11699
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11700
0
    tmp = fieldname(insn, 21, 5); \
11701
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11702
0
    tmp = fieldname(insn, 10, 1); \
11703
0
    MCOperand_CreateImm0(MI, tmp); \
11704
0
    tmp = fieldname(insn, 11, 5); \
11705
0
    MCOperand_CreateImm0(MI, tmp); \
11706
0
    tmp = fieldname(insn, 3, 1); \
11707
0
    MCOperand_CreateImm0(MI, tmp); \
11708
0
    return S; \
11709
0
  case 451: \
11710
0
    tmp = fieldname(insn, 21, 5); \
11711
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11712
0
    return S; \
11713
0
  case 452: \
11714
0
    tmp = fieldname(insn, 16, 5); \
11715
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11716
0
    tmp = fieldname(insn, 21, 2); \
11717
0
    MCOperand_CreateImm0(MI, tmp); \
11718
0
    return S; \
11719
0
  case 453: \
11720
0
    tmp = fieldname(insn, 16, 5); \
11721
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11722
0
    return S; \
11723
0
  case 454: \
11724
0
    tmp = 0x0; \
11725
0
    tmp |= fieldname(insn, 0, 1) << 25; \
11726
0
    tmp |= fieldname(insn, 1, 24) << 1; \
11727
0
    if (!Check(&S, DecodeBranchTargetNM_25(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11728
0
    return S; \
11729
0
  case 455: \
11730
0
    tmp = fieldname(insn, 21, 5); \
11731
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11732
0
    tmp = fieldname(insn, 2, 19) << 2; \
11733
0
    if (!Check(&S, DecodeUImmWithReg_21_0_1_Mips_GP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11734
0
    return S; \
11735
0
  case 456: \
11736
0
    tmp = fieldname(insn, 21, 5); \
11737
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11738
0
    tmp = fieldname(insn, 2, 19) << 2; \
11739
0
    if (!Check(&S, DecodeMemNM_21_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11740
0
    return S; \
11741
0
  case 457: \
11742
0
    tmp = fieldname(insn, 21, 5); \
11743
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11744
0
    tmp = fieldname(insn, 0, 18); \
11745
0
    if (!Check(&S, DecodeMemNM_18_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11746
0
    return S; \
11747
0
  case 458: \
11748
0
    tmp = fieldname(insn, 21, 5); \
11749
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11750
0
    tmp = fieldname(insn, 0, 18); \
11751
0
    if (!Check(&S, DecodeUImmWithReg_18_0_1_Mips_GP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11752
0
    return S; \
11753
0
  case 459: \
11754
0
    tmp = fieldname(insn, 21, 5); \
11755
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11756
0
    tmp = fieldname(insn, 1, 17) << 1; \
11757
0
    if (!Check(&S, DecodeMemNM_18_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11758
0
    return S; \
11759
0
  case 460: \
11760
0
    tmp = fieldname(insn, 21, 5); \
11761
0
    if (!Check(&S, DecodeGPRNM32NZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11762
0
    tmp = fieldname(insn, 16, 5); \
11763
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11764
0
    return S; \
11765
0
  case 461: \
11766
0
    tmp = fieldname(insn, 21, 5); \
11767
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11768
0
    tmp = fieldname(insn, 16, 5); \
11769
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11770
0
    tmp = fieldname(insn, 0, 12); \
11771
0
    MCOperand_CreateImm0(MI, tmp); \
11772
0
    return S; \
11773
0
  case 462: \
11774
0
    tmp = fieldname(insn, 3, 9) << 3; \
11775
0
    MCOperand_CreateImm0(MI, tmp); \
11776
0
    tmp = 0x0; \
11777
0
    tmp |= fieldname(insn, 2, 1) << 0; \
11778
0
    tmp |= fieldname(insn, 16, 4) << 1; \
11779
0
    tmp |= fieldname(insn, 21, 5) << 5; \
11780
0
    if (!Check(&S, DecodeNMRegListOperand(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11781
0
    return S; \
11782
0
  case 463: \
11783
0
    tmp = fieldname(insn, 21, 5); \
11784
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11785
0
    tmp = fieldname(insn, 16, 5); \
11786
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11787
0
    tmp = fieldname(insn, 0, 12); \
11788
0
    if (!Check(&S, DecodeNegImm12(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11789
0
    return S; \
11790
0
  case 464: \
11791
0
    tmp = fieldname(insn, 21, 5); \
11792
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11793
0
    tmp = fieldname(insn, 16, 5); \
11794
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11795
0
    tmp = fieldname(insn, 0, 5); \
11796
0
    MCOperand_CreateImm0(MI, tmp); \
11797
0
    return S; \
11798
0
  case 465: \
11799
0
    tmp = fieldname(insn, 21, 5); \
11800
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11801
0
    tmp = fieldname(insn, 16, 5); \
11802
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11803
0
    tmp = fieldname(insn, 0, 5); \
11804
0
    MCOperand_CreateImm0(MI, tmp); \
11805
0
    tmp = fieldname(insn, 7, 4) << 1; \
11806
0
    MCOperand_CreateImm0(MI, tmp); \
11807
0
    tmp = fieldname(insn, 6, 1); \
11808
0
    MCOperand_CreateImm0(MI, tmp); \
11809
0
    return S; \
11810
0
  case 466: \
11811
0
    tmp = fieldname(insn, 21, 5); \
11812
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11813
0
    tmp = fieldname(insn, 16, 5); \
11814
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11815
0
    tmp = fieldname(insn, 0, 5); \
11816
0
    MCOperand_CreateImm0(MI, tmp); \
11817
0
    tmp = fieldname(insn, 6, 5); \
11818
0
    if (!Check(&S, DecodeInsSize(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11819
0
    tmp = fieldname(insn, 21, 5); \
11820
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11821
0
    return S; \
11822
0
  case 467: \
11823
0
    tmp = fieldname(insn, 21, 5); \
11824
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11825
0
    tmp = fieldname(insn, 16, 5); \
11826
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11827
0
    tmp = fieldname(insn, 0, 5); \
11828
0
    MCOperand_CreateImm0(MI, tmp); \
11829
0
    tmp = fieldname(insn, 6, 5); \
11830
0
    if (!Check(&S, DecodeUImmWithOffset_5_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11831
0
    return S; \
11832
0
  case 468: \
11833
0
    tmp = fieldname(insn, 21, 5); \
11834
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11835
0
    tmp = 0x0; \
11836
0
    tmp |= fieldname(insn, 0, 12) << 0; \
11837
0
    tmp |= fieldname(insn, 16, 5) << 12; \
11838
0
    if (!Check(&S, DecodeMemNM_12_0_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11839
0
    return S; \
11840
0
  case 469: \
11841
0
    tmp = 0x0; \
11842
0
    tmp |= fieldname(insn, 0, 12) << 0; \
11843
0
    tmp |= fieldname(insn, 16, 5) << 12; \
11844
0
    if (!Check(&S, DecodeMemNM_12_0_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11845
0
    return S; \
11846
0
  case 470: \
11847
0
    tmp = fieldname(insn, 21, 5); \
11848
0
    MCOperand_CreateImm0(MI, tmp); \
11849
0
    tmp = 0x0; \
11850
0
    tmp |= fieldname(insn, 0, 12) << 0; \
11851
0
    tmp |= fieldname(insn, 16, 5) << 12; \
11852
0
    if (!Check(&S, DecodeMemNM_12_0_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11853
0
    return S; \
11854
0
  case 471: \
11855
0
    tmp = fieldname(insn, 16, 5); \
11856
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11857
0
    tmp = fieldname(insn, 21, 5); \
11858
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11859
0
    tmp = 0x0; \
11860
0
    tmp |= fieldname(insn, 0, 1) << 14; \
11861
0
    tmp |= fieldname(insn, 1, 13) << 1; \
11862
0
    if (!Check(&S, DecodeBranchTargetNM_14(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11863
0
    return S; \
11864
0
  case 472: \
11865
0
    tmp = fieldname(insn, 21, 5); \
11866
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11867
0
    tmp = 0x0; \
11868
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11869
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11870
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11871
0
    return S; \
11872
0
  case 473: \
11873
0
    tmp = fieldname(insn, 21, 5); \
11874
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11875
0
    tmp = 0x0; \
11876
0
    tmp |= fieldname(insn, 2, 6) << 2; \
11877
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11878
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11879
0
    return S; \
11880
0
  case 474: \
11881
0
    tmp = fieldname(insn, 21, 5); \
11882
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11883
0
    tmp = fieldname(insn, 3, 5); \
11884
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11885
0
    tmp = fieldname(insn, 16, 5); \
11886
0
    if (!Check(&S, DecodeMemZeroNM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11887
0
    return S; \
11888
0
  case 475: \
11889
0
    tmp = fieldname(insn, 21, 5); \
11890
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11891
0
    tmp = 0x0; \
11892
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11893
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11894
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11895
0
    tmp = fieldname(insn, 12, 3); \
11896
0
    if (!Check(&S, DecodeUImm3Shift(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11897
0
    return S; \
11898
0
  case 476: \
11899
0
    tmp = 0x0; \
11900
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11901
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11902
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11903
0
    return S; \
11904
0
  case 477: \
11905
0
    tmp = fieldname(insn, 21, 5); \
11906
0
    MCOperand_CreateImm0(MI, tmp); \
11907
0
    tmp = 0x0; \
11908
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11909
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11910
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11911
0
    return S; \
11912
0
  case 478: \
11913
0
    tmp = fieldname(insn, 21, 5); \
11914
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11915
0
    tmp = fieldname(insn, 21, 5); \
11916
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11917
0
    tmp = 0x0; \
11918
0
    tmp |= fieldname(insn, 2, 6) << 2; \
11919
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11920
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11921
0
    return S; \
11922
0
  case 479: \
11923
0
    tmp = fieldname(insn, 21, 5); \
11924
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11925
0
    tmp = fieldname(insn, 21, 5); \
11926
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11927
0
    tmp = fieldname(insn, 3, 5); \
11928
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11929
0
    tmp = fieldname(insn, 16, 5); \
11930
0
    if (!Check(&S, DecodeMemZeroNM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11931
0
    return S; \
11932
0
  case 480: \
11933
0
    tmp = fieldname(insn, 21, 5); \
11934
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11935
0
    tmp = fieldname(insn, 11, 7); \
11936
0
    MCOperand_CreateImm0(MI, tmp); \
11937
0
    tmp = 0x0; \
11938
0
    tmp |= fieldname(insn, 0, 1) << 11; \
11939
0
    tmp |= fieldname(insn, 1, 10) << 1; \
11940
0
    if (!Check(&S, DecodeBranchTargetNM_11(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11941
0
    return S; \
11942
0
  case 481: \
11943
0
    tmp = fieldname(insn, 21, 5); \
11944
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11945
0
    tmp = fieldname(insn, 11, 6); \
11946
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_32_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11947
0
    tmp = 0x0; \
11948
0
    tmp |= fieldname(insn, 0, 1) << 11; \
11949
0
    tmp |= fieldname(insn, 1, 10) << 1; \
11950
0
    if (!Check(&S, DecodeBranchTargetNM_11(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11951
0
    return S; \
11952
0
  case 482: \
11953
0
    tmp = fieldname(insn, 21, 5); \
11954
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11955
0
    tmp = 0x0; \
11956
0
    tmp |= fieldname(insn, 0, 1) << 19; \
11957
0
    tmp |= fieldname(insn, 2, 10) << 9; \
11958
0
    tmp |= fieldname(insn, 12, 9) << 0; \
11959
0
    if (!Check(&S, DecodeSImm32s12(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11960
0
    return S; \
11961
0
  case 483: \
11962
0
    tmp = fieldname(insn, 37, 5); \
11963
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11964
0
    tmp = 0x0; \
11965
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11966
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11967
0
    MCOperand_CreateImm0(MI, tmp); \
11968
0
    return S; \
11969
0
  case 484: \
11970
0
    tmp = fieldname(insn, 37, 5); \
11971
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11972
0
    tmp = fieldname(insn, 37, 5); \
11973
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11974
0
    tmp = 0x0; \
11975
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11976
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11977
0
    MCOperand_CreateImm0(MI, tmp); \
11978
0
    return S; \
11979
0
  case 485: \
11980
0
    tmp = fieldname(insn, 37, 5); \
11981
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11982
0
    tmp = 0x0; \
11983
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11984
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11985
0
    if (!Check(&S, DecodeSImmWithReg_32_0_1_Mips_GP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11986
0
    return S; \
11987
0
  case 486: \
11988
0
    tmp = fieldname(insn, 37, 5); \
11989
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11990
0
    tmp = 0x0; \
11991
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11992
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11993
0
    if (!Check(&S, DecodeAddressPCRelNM_32(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11994
0
    return S; \
11995
57.4k
  } \
11996
57.4k
}
MipsDisassembler.c:decodeToMCInst_2
Line
Count
Source
8546
10.7k
    uint64_t Address, const void *Decoder, bool *DecodeComplete) \
8547
10.7k
{ \
8548
10.7k
  *DecodeComplete = true; \
8549
10.7k
  InsnType tmp; \
8550
10.7k
  switch (Idx) { \
8551
0
  default: /* llvm_unreachable("Invalid index!"); */ \
8552
0
  case 0: \
8553
0
    tmp = fieldname(insn, 0, 11); \
8554
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8555
0
    return S; \
8556
0
  case 1: \
8557
0
    tmp = fieldname(insn, 8, 3); \
8558
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8559
0
    tmp = fieldname(insn, 0, 8); \
8560
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8561
0
    return S; \
8562
0
  case 2: \
8563
0
    tmp = fieldname(insn, 8, 3); \
8564
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8565
0
    tmp = fieldname(insn, 8, 3); \
8566
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8567
0
    tmp = fieldname(insn, 0, 8); \
8568
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8569
0
    return S; \
8570
0
  case 3: \
8571
0
    tmp = fieldname(insn, 8, 3); \
8572
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8573
0
    tmp = fieldname(insn, 0, 8); \
8574
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8575
0
    return S; \
8576
0
  case 4: \
8577
0
    tmp = fieldname(insn, 0, 8); \
8578
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8579
0
    return S; \
8580
0
  case 5: \
8581
0
    tmp = 0x0; \
8582
0
    tmp |= fieldname(insn, 3, 2) << 3; \
8583
0
    tmp |= fieldname(insn, 5, 3) << 0; \
8584
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8585
0
    tmp = fieldname(insn, 0, 3); \
8586
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8587
0
    return S; \
8588
0
  case 6: \
8589
0
    tmp = fieldname(insn, 4, 4); \
8590
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8591
0
    tmp = fieldname(insn, 0, 4); \
8592
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8593
0
    return S; \
8594
0
  case 7: \
8595
0
    tmp = fieldname(insn, 8, 3); \
8596
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8597
0
    tmp = fieldname(insn, 0, 8); \
8598
0
    MCOperand_CreateImm0(MI, tmp); \
8599
0
    return S; \
8600
0
  case 8: \
8601
0
    tmp = fieldname(insn, 2, 3); \
8602
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8603
0
    tmp = fieldname(insn, 8, 3); \
8604
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8605
0
    tmp = fieldname(insn, 5, 3); \
8606
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8607
0
    return S; \
8608
0
  case 9: \
8609
0
    tmp = fieldname(insn, 8, 3); \
8610
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8611
0
    return S; \
8612
0
  case 10: \
8613
0
    return S; \
8614
0
  case 11: \
8615
0
    tmp = fieldname(insn, 8, 3); \
8616
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8617
0
    tmp = fieldname(insn, 5, 3); \
8618
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8619
0
    return S; \
8620
0
  case 12: \
8621
0
    tmp = fieldname(insn, 8, 3); \
8622
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8623
0
    tmp = fieldname(insn, 8, 3); \
8624
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8625
0
    tmp = fieldname(insn, 5, 3); \
8626
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8627
0
    return S; \
8628
0
  case 13: \
8629
0
    tmp = fieldname(insn, 8, 3); \
8630
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8631
0
    tmp = fieldname(insn, 8, 3); \
8632
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8633
0
    return S; \
8634
0
  case 14: \
8635
0
    tmp = fieldname(insn, 8, 3); \
8636
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8637
0
    tmp = 0x0; \
8638
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8639
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8640
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8641
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8642
0
    return S; \
8643
0
  case 15: \
8644
0
    tmp = 0x0; \
8645
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8646
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8647
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8648
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8649
0
    return S; \
8650
0
  case 16: \
8651
0
    tmp = fieldname(insn, 8, 3); \
8652
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8653
0
    tmp = 0x0; \
8654
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8655
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8656
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8657
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8658
0
    return S; \
8659
0
  case 17: \
8660
0
    tmp = fieldname(insn, 8, 3); \
8661
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8662
0
    tmp = fieldname(insn, 5, 3); \
8663
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8664
0
    tmp = 0x0; \
8665
0
    tmp |= fieldname(insn, 21, 1) << 5; \
8666
0
    tmp |= fieldname(insn, 22, 5) << 0; \
8667
0
    MCOperand_CreateImm0(MI, tmp); \
8668
0
    return S; \
8669
0
  case 18: \
8670
0
    tmp = 0x0; \
8671
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8672
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8673
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8674
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8675
0
    return S; \
8676
0
  case 19: \
8677
0
    if (!Check(&S, DecodeFIXMEInstruction(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8678
0
    return S; \
8679
0
  case 20: \
8680
0
    tmp = fieldname(insn, 8, 3); \
8681
0
    if (!Check(&S, DecodeCPU16RegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8682
0
    tmp = 0x0; \
8683
0
    tmp |= fieldname(insn, 0, 5) << 0; \
8684
0
    tmp |= fieldname(insn, 16, 5) << 11; \
8685
0
    tmp |= fieldname(insn, 21, 6) << 5; \
8686
0
    MCOperand_CreateImm0(MI, tmp); \
8687
0
    return S; \
8688
0
  case 21: \
8689
0
    if (!Check(&S, DecodeFMem3(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8690
0
    return S; \
8691
0
  case 22: \
8692
0
    tmp = fieldname(insn, 16, 5); \
8693
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8694
0
    tmp = fieldname(insn, 0, 16); \
8695
0
    MCOperand_CreateImm0(MI, tmp); \
8696
0
    return S; \
8697
0
  case 23: \
8698
0
    tmp = fieldname(insn, 11, 5); \
8699
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8700
0
    tmp = fieldname(insn, 21, 5); \
8701
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8702
0
    tmp = fieldname(insn, 16, 5); \
8703
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8704
0
    return S; \
8705
0
  case 24: \
8706
0
    tmp = fieldname(insn, 21, 5); \
8707
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8708
0
    return S; \
8709
0
  case 25: \
8710
0
    tmp = fieldname(insn, 11, 5); \
8711
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8712
0
    tmp = fieldname(insn, 21, 5); \
8713
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8714
0
    return S; \
8715
0
  case 26: \
8716
0
    tmp = fieldname(insn, 11, 5); \
8717
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8718
0
    tmp = fieldname(insn, 21, 5); \
8719
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8720
0
    return S; \
8721
0
  case 27: \
8722
0
    tmp = fieldname(insn, 16, 5); \
8723
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8724
0
    tmp = fieldname(insn, 21, 5); \
8725
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8726
0
    tmp = fieldname(insn, 6, 10); \
8727
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_10_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8728
0
    return S; \
8729
0
  case 28: \
8730
0
    tmp = fieldname(insn, 16, 5); \
8731
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8732
0
    tmp = fieldname(insn, 21, 5); \
8733
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8734
0
    tmp = fieldname(insn, 6, 5); \
8735
0
    MCOperand_CreateImm0(MI, tmp); \
8736
0
    tmp = fieldname(insn, 11, 5); \
8737
0
    MCOperand_CreateImm0(MI, tmp); \
8738
0
    return S; \
8739
0
  case 29: \
8740
0
    tmp = fieldname(insn, 21, 5); \
8741
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8742
0
    tmp = fieldname(insn, 16, 5); \
8743
0
    MCOperand_CreateImm0(MI, tmp); \
8744
0
    tmp = fieldname(insn, 0, 16); \
8745
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8746
0
    return S; \
8747
0
  case 30: \
8748
0
    tmp = fieldname(insn, 16, 5); \
8749
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8750
0
    tmp = fieldname(insn, 21, 5); \
8751
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8752
0
    return S; \
8753
260
  case 31: \
8754
260
    tmp = fieldname(insn, 7, 3); \
8755
260
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8756
260
    tmp = fieldname(insn, 1, 3); \
8757
260
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8758
260
    tmp = fieldname(insn, 4, 3); \
8759
260
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8760
260
    return S; \
8761
2.80k
  case 32: \
8762
2.80k
    if (!Check(&S, DecodeMemMMImm4(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8763
2.80k
    return S; \
8764
2.80k
  case 33: \
8765
1.25k
    tmp = fieldname(insn, 5, 5); \
8766
1.25k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8767
1.25k
    tmp = fieldname(insn, 0, 5); \
8768
1.25k
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8769
1.25k
    return S; \
8770
1.25k
  case 34: \
8771
231
    tmp = fieldname(insn, 7, 3); \
8772
231
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8773
231
    tmp = fieldname(insn, 4, 3); \
8774
231
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8775
231
    tmp = fieldname(insn, 1, 3); \
8776
231
    if (!Check(&S, DecodePOOL16BEncodedField(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8777
231
    return S; \
8778
301
  case 35: \
8779
301
    tmp = fieldname(insn, 7, 3); \
8780
301
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8781
301
    tmp = fieldname(insn, 4, 3); \
8782
301
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8783
301
    tmp = fieldname(insn, 0, 4); \
8784
301
    if (!Check(&S, DecodeANDI16Imm(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8785
301
    return S; \
8786
813
  case 36: \
8787
813
    tmp = fieldname(insn, 3, 3); \
8788
813
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8789
813
    tmp = fieldname(insn, 0, 3); \
8790
813
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8791
813
    return S; \
8792
813
  case 37: \
8793
386
    tmp = fieldname(insn, 3, 3); \
8794
386
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8795
386
    tmp = fieldname(insn, 0, 3); \
8796
386
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8797
386
    tmp = fieldname(insn, 3, 3); \
8798
386
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8799
386
    return S; \
8800
386
  case 38: \
8801
177
    if (!Check(&S, DecodeMemMMReglistImm4Lsl2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8802
177
    return S; \
8803
177
  case 39: \
8804
160
    tmp = fieldname(insn, 0, 5); \
8805
160
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8806
160
    return S; \
8807
160
  case 40: \
8808
17
    tmp = fieldname(insn, 0, 4); \
8809
17
    MCOperand_CreateImm0(MI, tmp); \
8810
17
    return S; \
8811
160
  case 41: \
8812
59
    tmp = fieldname(insn, 0, 5); \
8813
59
    if (!Check(&S, DecodeUImmWithOffsetAndScale_5_0_4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8814
59
    return S; \
8815
309
  case 42: \
8816
309
    if (!Check(&S, DecodeMemMMSPImm5Lsl2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8817
309
    return S; \
8818
309
  case 43: \
8819
252
    tmp = fieldname(insn, 5, 5); \
8820
252
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8821
252
    tmp = fieldname(insn, 5, 5); \
8822
252
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8823
252
    tmp = fieldname(insn, 1, 4); \
8824
252
    if (!Check(&S, DecodeSImmWithOffsetAndScale_4_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8825
252
    return S; \
8826
702
  case 44: \
8827
702
    tmp = fieldname(insn, 1, 9); \
8828
702
    if (!Check(&S, DecodeSimm9SP(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8829
702
    return S; \
8830
702
  case 45: \
8831
307
    if (!Check(&S, DecodeMemMMGPImm7Lsl2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8832
307
    return S; \
8833
850
  case 46: \
8834
850
    tmp = fieldname(insn, 7, 3); \
8835
850
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8836
850
    tmp = fieldname(insn, 4, 3); \
8837
850
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8838
850
    tmp = fieldname(insn, 1, 3); \
8839
850
    if (!Check(&S, DecodeAddiur2Simm7(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8840
850
    return S; \
8841
850
  case 47: \
8842
241
    tmp = fieldname(insn, 7, 3); \
8843
241
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8844
241
    tmp = fieldname(insn, 1, 6); \
8845
241
    if (!Check(&S, DecodeUImmWithOffsetAndScale_6_0_4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8846
241
    return S; \
8847
241
  case 48: \
8848
113
    if (!Check(&S, DecodeMovePOperands(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
8849
113
    return S; \
8850
681
  case 49: \
8851
681
    tmp = fieldname(insn, 7, 3); \
8852
681
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8853
681
    tmp = fieldname(insn, 0, 7); \
8854
681
    if (!Check(&S, DecodeBranchTarget7MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8855
681
    return S; \
8856
681
  case 50: \
8857
240
    tmp = fieldname(insn, 0, 10); \
8858
240
    if (!Check(&S, DecodeBranchTarget10MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8859
240
    return S; \
8860
515
  case 51: \
8861
515
    tmp = fieldname(insn, 7, 3); \
8862
515
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8863
515
    tmp = fieldname(insn, 0, 7); \
8864
515
    if (!Check(&S, DecodeLi16Imm(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8865
515
    return S; \
8866
515
  case 52: \
8867
0
    tmp = fieldname(insn, 21, 5); \
8868
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8869
0
    tmp = fieldname(insn, 16, 5); \
8870
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8871
0
    tmp = fieldname(insn, 11, 5); \
8872
0
    MCOperand_CreateImm0(MI, tmp); \
8873
0
    return S; \
8874
0
  case 53: \
8875
0
    tmp = fieldname(insn, 16, 5); \
8876
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8877
0
    tmp = fieldname(insn, 21, 5); \
8878
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8879
0
    return S; \
8880
0
  case 54: \
8881
0
    tmp = fieldname(insn, 11, 5); \
8882
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8883
0
    tmp = fieldname(insn, 16, 5); \
8884
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8885
0
    tmp = fieldname(insn, 21, 5); \
8886
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8887
0
    return S; \
8888
0
  case 55: \
8889
0
    tmp = fieldname(insn, 11, 5); \
8890
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8891
0
    tmp = fieldname(insn, 16, 5); \
8892
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8893
0
    tmp = fieldname(insn, 21, 5); \
8894
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8895
0
    return S; \
8896
0
  case 56: \
8897
0
    tmp = fieldname(insn, 16, 10); \
8898
0
    MCOperand_CreateImm0(MI, tmp); \
8899
0
    tmp = fieldname(insn, 6, 10); \
8900
0
    MCOperand_CreateImm0(MI, tmp); \
8901
0
    return S; \
8902
0
  case 57: \
8903
0
    tmp = fieldname(insn, 21, 5); \
8904
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8905
0
    tmp = fieldname(insn, 16, 5); \
8906
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8907
0
    tmp = fieldname(insn, 6, 5); \
8908
0
    MCOperand_CreateImm0(MI, tmp); \
8909
0
    tmp = fieldname(insn, 11, 5); \
8910
0
    if (!Check(&S, DecodeInsSize(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8911
0
    tmp = fieldname(insn, 21, 5); \
8912
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8913
0
    return S; \
8914
0
  case 58: \
8915
0
    tmp = fieldname(insn, 11, 5); \
8916
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8917
0
    tmp = fieldname(insn, 16, 5); \
8918
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8919
0
    tmp = fieldname(insn, 21, 5); \
8920
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8921
0
    return S; \
8922
0
  case 59: \
8923
0
    tmp = fieldname(insn, 11, 5); \
8924
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8925
0
    tmp = fieldname(insn, 21, 5); \
8926
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8927
0
    tmp = fieldname(insn, 16, 5); \
8928
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8929
0
    return S; \
8930
0
  case 60: \
8931
0
    tmp = fieldname(insn, 21, 5); \
8932
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8933
0
    tmp = fieldname(insn, 16, 5); \
8934
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8935
0
    tmp = fieldname(insn, 11, 5); \
8936
0
    MCOperand_CreateImm0(MI, tmp); \
8937
0
    tmp = fieldname(insn, 21, 5); \
8938
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8939
0
    return S; \
8940
0
  case 61: \
8941
0
    tmp = fieldname(insn, 11, 5); \
8942
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8943
0
    tmp = fieldname(insn, 21, 5); \
8944
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8945
0
    tmp = fieldname(insn, 16, 5); \
8946
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8947
0
    return S; \
8948
0
  case 62: \
8949
0
    tmp = fieldname(insn, 21, 5); \
8950
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8951
0
    tmp = fieldname(insn, 16, 5); \
8952
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8953
0
    tmp = fieldname(insn, 11, 5); \
8954
0
    MCOperand_CreateImm0(MI, tmp); \
8955
0
    tmp = fieldname(insn, 21, 5); \
8956
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8957
0
    return S; \
8958
0
  case 63: \
8959
0
    tmp = fieldname(insn, 11, 5); \
8960
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8961
0
    tmp = fieldname(insn, 16, 5); \
8962
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8963
0
    tmp = fieldname(insn, 21, 5); \
8964
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8965
0
    tmp = fieldname(insn, 11, 5); \
8966
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8967
0
    return S; \
8968
0
  case 64: \
8969
0
    tmp = fieldname(insn, 11, 5); \
8970
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8971
0
    tmp = fieldname(insn, 16, 5); \
8972
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8973
0
    tmp = fieldname(insn, 21, 5); \
8974
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8975
0
    return S; \
8976
0
  case 65: \
8977
0
    tmp = fieldname(insn, 14, 2); \
8978
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8979
0
    tmp = fieldname(insn, 16, 6); \
8980
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_6_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8981
0
    tmp = fieldname(insn, 14, 2); \
8982
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8983
0
    return S; \
8984
0
  case 66: \
8985
0
    tmp = fieldname(insn, 21, 5); \
8986
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8987
0
    tmp = fieldname(insn, 16, 5); \
8988
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8989
0
    tmp = fieldname(insn, 6, 5); \
8990
0
    MCOperand_CreateImm0(MI, tmp); \
8991
0
    tmp = fieldname(insn, 11, 5); \
8992
0
    if (!Check(&S, DecodeUImmWithOffset_5_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8993
0
    return S; \
8994
0
  case 67: \
8995
0
    tmp = fieldname(insn, 11, 5); \
8996
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8997
0
    tmp = fieldname(insn, 16, 5); \
8998
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
8999
0
    tmp = fieldname(insn, 21, 5); \
9000
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9001
0
    return S; \
9002
0
  case 68: \
9003
0
    tmp = fieldname(insn, 21, 5); \
9004
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9005
0
    tmp = fieldname(insn, 16, 5); \
9006
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9007
0
    tmp = fieldname(insn, 11, 3); \
9008
0
    MCOperand_CreateImm0(MI, tmp); \
9009
0
    return S; \
9010
0
  case 69: \
9011
0
    tmp = fieldname(insn, 16, 5); \
9012
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9013
0
    tmp = fieldname(insn, 21, 5); \
9014
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9015
0
    tmp = fieldname(insn, 11, 3); \
9016
0
    MCOperand_CreateImm0(MI, tmp); \
9017
0
    return S; \
9018
0
  case 70: \
9019
0
    tmp = fieldname(insn, 21, 5); \
9020
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9021
0
    tmp = fieldname(insn, 16, 5); \
9022
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9023
0
    tmp = fieldname(insn, 12, 4); \
9024
0
    MCOperand_CreateImm0(MI, tmp); \
9025
0
    return S; \
9026
0
  case 71: \
9027
0
    tmp = fieldname(insn, 16, 5); \
9028
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9029
0
    tmp = fieldname(insn, 21, 5); \
9030
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9031
0
    tmp = fieldname(insn, 12, 4); \
9032
0
    MCOperand_CreateImm0(MI, tmp); \
9033
0
    return S; \
9034
0
  case 72: \
9035
0
    tmp = fieldname(insn, 16, 5); \
9036
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9037
0
    tmp = fieldname(insn, 14, 2); \
9038
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9039
0
    return S; \
9040
0
  case 73: \
9041
0
    tmp = fieldname(insn, 14, 2); \
9042
0
    if (!Check(&S, DecodeHI32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9043
0
    tmp = fieldname(insn, 16, 5); \
9044
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9045
0
    return S; \
9046
0
  case 74: \
9047
0
    tmp = fieldname(insn, 21, 5); \
9048
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9049
0
    tmp = fieldname(insn, 16, 5); \
9050
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9051
0
    tmp = fieldname(insn, 13, 3); \
9052
0
    MCOperand_CreateImm0(MI, tmp); \
9053
0
    return S; \
9054
0
  case 75: \
9055
0
    tmp = fieldname(insn, 14, 2); \
9056
0
    if (!Check(&S, DecodeLO32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9057
0
    tmp = fieldname(insn, 16, 5); \
9058
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9059
0
    return S; \
9060
0
  case 76: \
9061
0
    tmp = fieldname(insn, 14, 2); \
9062
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9063
0
    tmp = fieldname(insn, 16, 5); \
9064
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9065
0
    tmp = fieldname(insn, 21, 5); \
9066
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9067
0
    tmp = fieldname(insn, 14, 2); \
9068
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9069
0
    return S; \
9070
0
  case 77: \
9071
0
    tmp = fieldname(insn, 21, 5); \
9072
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9073
0
    tmp = fieldname(insn, 16, 5); \
9074
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9075
0
    tmp = fieldname(insn, 14, 2); \
9076
0
    MCOperand_CreateImm0(MI, tmp); \
9077
0
    tmp = fieldname(insn, 21, 5); \
9078
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9079
0
    return S; \
9080
0
  case 78: \
9081
0
    tmp = fieldname(insn, 21, 5); \
9082
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9083
0
    tmp = fieldname(insn, 14, 2); \
9084
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9085
0
    tmp = fieldname(insn, 16, 5); \
9086
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9087
0
    return S; \
9088
0
  case 79: \
9089
0
    tmp = fieldname(insn, 21, 5); \
9090
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9091
0
    tmp = fieldname(insn, 16, 5); \
9092
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9093
0
    return S; \
9094
0
  case 80: \
9095
0
    tmp = fieldname(insn, 21, 5); \
9096
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9097
0
    tmp = fieldname(insn, 16, 5); \
9098
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9099
0
    return S; \
9100
0
  case 81: \
9101
0
    tmp = fieldname(insn, 21, 5); \
9102
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9103
0
    tmp = fieldname(insn, 21, 5); \
9104
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9105
0
    tmp = fieldname(insn, 16, 5); \
9106
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9107
0
    return S; \
9108
0
  case 82: \
9109
0
    tmp = fieldname(insn, 21, 5); \
9110
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9111
0
    tmp = fieldname(insn, 16, 5); \
9112
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9113
0
    return S; \
9114
0
  case 83: \
9115
0
    tmp = fieldname(insn, 14, 2); \
9116
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9117
0
    tmp = fieldname(insn, 16, 5); \
9118
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9119
0
    tmp = fieldname(insn, 14, 2); \
9120
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9121
0
    return S; \
9122
0
  case 84: \
9123
0
    tmp = fieldname(insn, 21, 5); \
9124
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9125
0
    tmp = fieldname(insn, 16, 5); \
9126
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9127
0
    return S; \
9128
0
  case 85: \
9129
0
    tmp = fieldname(insn, 21, 5); \
9130
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9131
0
    tmp = fieldname(insn, 16, 5); \
9132
0
    if (!Check(&S, DecodeHWRegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9133
0
    return S; \
9134
0
  case 86: \
9135
0
    tmp = fieldname(insn, 16, 5); \
9136
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9137
0
    tmp = fieldname(insn, 21, 5); \
9138
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9139
0
    return S; \
9140
0
  case 87: \
9141
0
    tmp = fieldname(insn, 16, 5); \
9142
0
    MCOperand_CreateImm0(MI, tmp); \
9143
0
    return S; \
9144
0
  case 88: \
9145
0
    tmp = fieldname(insn, 16, 10); \
9146
0
    MCOperand_CreateImm0(MI, tmp); \
9147
0
    return S; \
9148
0
  case 89: \
9149
0
    tmp = fieldname(insn, 14, 2); \
9150
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9151
0
    tmp = fieldname(insn, 16, 5); \
9152
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9153
0
    tmp = fieldname(insn, 21, 5); \
9154
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9155
0
    return S; \
9156
0
  case 90: \
9157
0
    tmp = fieldname(insn, 21, 5); \
9158
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9159
0
    tmp = fieldname(insn, 16, 5); \
9160
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9161
0
    return S; \
9162
0
  case 91: \
9163
0
    tmp = fieldname(insn, 16, 5); \
9164
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9165
0
    tmp = fieldname(insn, 21, 5); \
9166
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9167
0
    return S; \
9168
0
  case 92: \
9169
0
    tmp = fieldname(insn, 16, 5); \
9170
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9171
0
    return S; \
9172
0
  case 93: \
9173
0
    tmp = fieldname(insn, 21, 5); \
9174
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9175
0
    tmp = fieldname(insn, 13, 8); \
9176
0
    MCOperand_CreateImm0(MI, tmp); \
9177
0
    return S; \
9178
0
  case 94: \
9179
0
    tmp = fieldname(insn, 21, 5); \
9180
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9181
0
    tmp = fieldname(insn, 14, 7); \
9182
0
    MCOperand_CreateImm0(MI, tmp); \
9183
0
    return S; \
9184
0
  case 95: \
9185
0
    tmp = fieldname(insn, 21, 5); \
9186
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9187
0
    tmp = fieldname(insn, 14, 2); \
9188
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9189
0
    tmp = fieldname(insn, 16, 5); \
9190
0
    MCOperand_CreateImm0(MI, tmp); \
9191
0
    return S; \
9192
0
  case 96: \
9193
0
    tmp = fieldname(insn, 11, 5); \
9194
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9195
0
    tmp = fieldname(insn, 16, 10); \
9196
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_10_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9197
0
    return S; \
9198
0
  case 97: \
9199
0
    tmp = fieldname(insn, 21, 5); \
9200
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9201
0
    tmp = fieldname(insn, 16, 5); \
9202
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9203
0
    tmp = fieldname(insn, 0, 16); \
9204
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9205
0
    return S; \
9206
0
  case 98: \
9207
0
    if (!Check(&S, DecodeMemMMImm16(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9208
0
    return S; \
9209
0
  case 99: \
9210
0
    if (!Check(&S, DecodeMemMMImm12(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9211
0
    return S; \
9212
0
  case 100: \
9213
0
    if (!Check(&S, DecodeCacheOpMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9214
0
    return S; \
9215
0
  case 101: \
9216
0
    tmp = fieldname(insn, 16, 5); \
9217
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9218
0
    tmp = fieldname(insn, 0, 16); \
9219
0
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9220
0
    return S; \
9221
0
  case 102: \
9222
0
    tmp = fieldname(insn, 16, 5); \
9223
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9224
0
    tmp = fieldname(insn, 0, 16); \
9225
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9226
0
    return S; \
9227
0
  case 103: \
9228
0
    tmp = fieldname(insn, 16, 5); \
9229
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9230
0
    tmp = fieldname(insn, 0, 16); \
9231
0
    MCOperand_CreateImm0(MI, tmp); \
9232
0
    return S; \
9233
0
  case 104: \
9234
0
    if (!Check(&S, DecodeSyncI_MM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9235
0
    return S; \
9236
0
  case 105: \
9237
0
    tmp = fieldname(insn, 0, 16); \
9238
0
    if (!Check(&S, DecodeBranchTarget1SImm16(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9239
0
    return S; \
9240
0
  case 106: \
9241
0
    tmp = fieldname(insn, 0, 16); \
9242
0
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9243
0
    return S; \
9244
0
  case 107: \
9245
0
    tmp = fieldname(insn, 18, 3); \
9246
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9247
0
    tmp = fieldname(insn, 0, 16); \
9248
0
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9249
0
    return S; \
9250
0
  case 108: \
9251
0
    tmp = fieldname(insn, 21, 5); \
9252
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9253
0
    tmp = fieldname(insn, 16, 5); \
9254
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9255
0
    tmp = fieldname(insn, 0, 16); \
9256
0
    MCOperand_CreateImm0(MI, tmp); \
9257
0
    return S; \
9258
0
  case 109: \
9259
0
    tmp = fieldname(insn, 11, 5); \
9260
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9261
0
    tmp = fieldname(insn, 6, 5); \
9262
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9263
0
    tmp = fieldname(insn, 16, 5); \
9264
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9265
0
    tmp = fieldname(insn, 21, 5); \
9266
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9267
0
    return S; \
9268
0
  case 110: \
9269
0
    tmp = fieldname(insn, 11, 5); \
9270
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9271
0
    tmp = fieldname(insn, 16, 5); \
9272
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9273
0
    tmp = fieldname(insn, 21, 5); \
9274
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9275
0
    return S; \
9276
0
  case 111: \
9277
0
    tmp = fieldname(insn, 11, 5); \
9278
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9279
0
    tmp = fieldname(insn, 16, 5); \
9280
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9281
0
    tmp = fieldname(insn, 21, 5); \
9282
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9283
0
    return S; \
9284
0
  case 112: \
9285
0
    tmp = fieldname(insn, 11, 5); \
9286
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9287
0
    tmp = fieldname(insn, 6, 5); \
9288
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9289
0
    tmp = fieldname(insn, 16, 5); \
9290
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9291
0
    tmp = fieldname(insn, 21, 5); \
9292
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9293
0
    return S; \
9294
0
  case 113: \
9295
0
    tmp = fieldname(insn, 21, 5); \
9296
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9297
0
    tmp = fieldname(insn, 16, 5); \
9298
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9299
0
    tmp = fieldname(insn, 13, 3); \
9300
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9301
0
    tmp = fieldname(insn, 21, 5); \
9302
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9303
0
    return S; \
9304
0
  case 114: \
9305
0
    tmp = fieldname(insn, 16, 5); \
9306
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9307
0
    tmp = fieldname(insn, 21, 5); \
9308
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9309
0
    tmp = fieldname(insn, 11, 5); \
9310
0
    MCOperand_CreateImm0(MI, tmp); \
9311
0
    return S; \
9312
0
  case 115: \
9313
0
    tmp = fieldname(insn, 21, 5); \
9314
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9315
0
    tmp = fieldname(insn, 16, 5); \
9316
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9317
0
    tmp = fieldname(insn, 13, 3); \
9318
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9319
0
    tmp = fieldname(insn, 21, 5); \
9320
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9321
0
    return S; \
9322
0
  case 116: \
9323
0
    tmp = fieldname(insn, 11, 5); \
9324
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9325
0
    tmp = fieldname(insn, 16, 5); \
9326
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9327
0
    tmp = fieldname(insn, 21, 5); \
9328
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9329
0
    return S; \
9330
0
  case 117: \
9331
0
    tmp = fieldname(insn, 11, 5); \
9332
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9333
0
    tmp = fieldname(insn, 16, 5); \
9334
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9335
0
    tmp = fieldname(insn, 21, 5); \
9336
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9337
0
    tmp = fieldname(insn, 11, 5); \
9338
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9339
0
    return S; \
9340
0
  case 118: \
9341
0
    tmp = fieldname(insn, 11, 5); \
9342
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9343
0
    tmp = fieldname(insn, 16, 5); \
9344
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9345
0
    tmp = fieldname(insn, 21, 5); \
9346
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9347
0
    tmp = fieldname(insn, 11, 5); \
9348
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9349
0
    return S; \
9350
0
  case 119: \
9351
0
    tmp = fieldname(insn, 21, 5); \
9352
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9353
0
    tmp = fieldname(insn, 16, 5); \
9354
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9355
0
    return S; \
9356
0
  case 120: \
9357
0
    tmp = fieldname(insn, 21, 5); \
9358
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9359
0
    tmp = fieldname(insn, 16, 5); \
9360
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9361
0
    return S; \
9362
0
  case 121: \
9363
0
    tmp = fieldname(insn, 21, 5); \
9364
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9365
0
    tmp = fieldname(insn, 16, 5); \
9366
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9367
0
    return S; \
9368
0
  case 122: \
9369
0
    tmp = fieldname(insn, 21, 5); \
9370
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9371
0
    tmp = fieldname(insn, 16, 5); \
9372
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9373
0
    return S; \
9374
0
  case 123: \
9375
0
    tmp = fieldname(insn, 21, 5); \
9376
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9377
0
    tmp = fieldname(insn, 16, 5); \
9378
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9379
0
    tmp = fieldname(insn, 13, 3); \
9380
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9381
0
    tmp = fieldname(insn, 21, 5); \
9382
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9383
0
    return S; \
9384
0
  case 124: \
9385
0
    tmp = fieldname(insn, 21, 5); \
9386
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9387
0
    tmp = fieldname(insn, 16, 5); \
9388
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9389
0
    return S; \
9390
0
  case 125: \
9391
0
    tmp = fieldname(insn, 16, 5); \
9392
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9393
0
    tmp = fieldname(insn, 21, 5); \
9394
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9395
0
    return S; \
9396
0
  case 126: \
9397
0
    tmp = fieldname(insn, 21, 5); \
9398
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9399
0
    tmp = fieldname(insn, 16, 5); \
9400
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9401
0
    return S; \
9402
0
  case 127: \
9403
0
    tmp = fieldname(insn, 21, 5); \
9404
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9405
0
    tmp = fieldname(insn, 16, 5); \
9406
0
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9407
0
    return S; \
9408
0
  case 128: \
9409
0
    tmp = fieldname(insn, 21, 5); \
9410
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9411
0
    tmp = fieldname(insn, 16, 5); \
9412
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9413
0
    return S; \
9414
0
  case 129: \
9415
0
    tmp = fieldname(insn, 21, 5); \
9416
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9417
0
    tmp = fieldname(insn, 16, 5); \
9418
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9419
0
    return S; \
9420
0
  case 130: \
9421
0
    tmp = fieldname(insn, 16, 5); \
9422
0
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9423
0
    tmp = fieldname(insn, 21, 5); \
9424
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9425
0
    return S; \
9426
0
  case 131: \
9427
0
    tmp = fieldname(insn, 16, 5); \
9428
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9429
0
    tmp = fieldname(insn, 16, 5); \
9430
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9431
0
    tmp = fieldname(insn, 21, 5); \
9432
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9433
0
    return S; \
9434
0
  case 132: \
9435
0
    tmp = fieldname(insn, 13, 3); \
9436
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9437
0
    tmp = fieldname(insn, 16, 5); \
9438
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9439
0
    tmp = fieldname(insn, 21, 5); \
9440
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9441
0
    return S; \
9442
0
  case 133: \
9443
0
    tmp = fieldname(insn, 13, 3); \
9444
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9445
0
    tmp = fieldname(insn, 16, 5); \
9446
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9447
0
    tmp = fieldname(insn, 21, 5); \
9448
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9449
0
    return S; \
9450
0
  case 134: \
9451
0
    if (!Check(&S, DecodeMemMMImm9(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9452
0
    return S; \
9453
0
  case 135: \
9454
0
    if (!Check(&S, DecodePrefeOpMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9455
0
    return S; \
9456
0
  case 136: \
9457
0
    if (!Check(&S, DecodeJumpTargetMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9458
0
    return S; \
9459
0
  case 137: \
9460
0
    tmp = fieldname(insn, 23, 3); \
9461
0
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9462
0
    tmp = fieldname(insn, 0, 23); \
9463
0
    if (!Check(&S, DecodeSimm23Lsl2(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9464
0
    return S; \
9465
0
  case 138: \
9466
0
    tmp = fieldname(insn, 16, 5); \
9467
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9468
0
    tmp = fieldname(insn, 21, 5); \
9469
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9470
0
    tmp = fieldname(insn, 0, 16); \
9471
0
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9472
0
    return S; \
9473
0
  case 139: \
9474
0
    if (!Check(&S, DecodeFMemMMR2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9475
0
    return S; \
9476
0
  case 140: \
9477
0
    if (!Check(&S, DecodeJumpTargetXMM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9478
0
    return S; \
9479
0
  case 141: \
9480
0
    if (!Check(&S, DecodeMem(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9481
0
    return S; \
9482
0
  case 142: \
9483
0
    tmp = fieldname(insn, 16, 5); \
9484
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9485
0
    tmp = fieldname(insn, 21, 5); \
9486
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9487
0
    return S; \
9488
0
  case 143: \
9489
0
    tmp = fieldname(insn, 21, 5); \
9490
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9491
0
    tmp = fieldname(insn, 16, 5); \
9492
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9493
0
    return S; \
9494
0
  case 144: \
9495
0
    tmp = fieldname(insn, 16, 5); \
9496
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9497
0
    tmp = fieldname(insn, 16, 5); \
9498
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9499
0
    tmp = fieldname(insn, 21, 5); \
9500
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9501
0
    return S; \
9502
0
  case 145: \
9503
0
    tmp = fieldname(insn, 11, 5); \
9504
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9505
0
    tmp = fieldname(insn, 16, 5); \
9506
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9507
0
    tmp = fieldname(insn, 21, 5); \
9508
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9509
0
    return S; \
9510
0
  case 146: \
9511
0
    tmp = fieldname(insn, 21, 5); \
9512
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9513
0
    tmp = fieldname(insn, 16, 5); \
9514
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9515
0
    return S; \
9516
44
  case 147: \
9517
44
    tmp = fieldname(insn, 1, 3); \
9518
44
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9519
44
    tmp = fieldname(insn, 7, 3); \
9520
44
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9521
44
    tmp = fieldname(insn, 4, 3); \
9522
44
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9523
44
    return S; \
9524
44
  case 148: \
9525
25
    tmp = fieldname(insn, 7, 3); \
9526
25
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9527
25
    tmp = fieldname(insn, 4, 3); \
9528
25
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9529
25
    return S; \
9530
25
  case 149: \
9531
5
    tmp = fieldname(insn, 7, 3); \
9532
5
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9533
5
    tmp = fieldname(insn, 4, 3); \
9534
5
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9535
5
    tmp = fieldname(insn, 7, 3); \
9536
5
    if (!Check(&S, DecodeGPRMM16RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9537
5
    return S; \
9538
5
  case 150: \
9539
0
    tmp = fieldname(insn, 5, 5); \
9540
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9541
0
    return S; \
9542
2
  case 151: \
9543
2
    tmp = fieldname(insn, 5, 5); \
9544
2
    if (!Check(&S, DecodeUImmWithOffsetAndScale_5_0_4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9545
2
    return S; \
9546
15
  case 152: \
9547
15
    tmp = fieldname(insn, 6, 4); \
9548
15
    MCOperand_CreateImm0(MI, tmp); \
9549
15
    return S; \
9550
2
  case 153: \
9551
0
    tmp = fieldname(insn, 21, 5); \
9552
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9553
0
    tmp = fieldname(insn, 16, 5); \
9554
0
    if (!Check(&S, DecodeHWRegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9555
0
    tmp = fieldname(insn, 11, 3); \
9556
0
    MCOperand_CreateImm0(MI, tmp); \
9557
0
    return S; \
9558
0
  case 154: \
9559
0
    tmp = fieldname(insn, 11, 5); \
9560
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9561
0
    tmp = fieldname(insn, 16, 5); \
9562
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9563
0
    tmp = fieldname(insn, 21, 5); \
9564
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9565
0
    tmp = fieldname(insn, 9, 2); \
9566
0
    if (!Check(&S, DecodeUImmWithOffset_2_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9567
0
    return S; \
9568
0
  case 155: \
9569
0
    tmp = fieldname(insn, 11, 5); \
9570
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9571
0
    tmp = fieldname(insn, 21, 5); \
9572
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9573
0
    tmp = fieldname(insn, 16, 5); \
9574
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9575
0
    tmp = fieldname(insn, 9, 2); \
9576
0
    MCOperand_CreateImm0(MI, tmp); \
9577
0
    return S; \
9578
0
  case 156: \
9579
0
    tmp = fieldname(insn, 16, 5); \
9580
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9581
0
    tmp = fieldname(insn, 9, 2); \
9582
0
    MCOperand_CreateImm0(MI, tmp); \
9583
0
    return S; \
9584
0
  case 157: \
9585
0
    tmp = fieldname(insn, 6, 16); \
9586
0
    MCOperand_CreateImm0(MI, tmp); \
9587
0
    return S; \
9588
0
  case 158: \
9589
0
    tmp = fieldname(insn, 21, 5); \
9590
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9591
0
    tmp = fieldname(insn, 0, 16); \
9592
0
    MCOperand_CreateImm0(MI, tmp); \
9593
0
    return S; \
9594
0
  case 159: \
9595
0
    if (!Check(&S, DecodeLoadByte15(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9596
0
    return S; \
9597
0
  case 160: \
9598
0
    if (!Check(&S, DecodeFMemCop2MMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9599
0
    return S; \
9600
0
  case 161: \
9601
0
    tmp = fieldname(insn, 16, 5); \
9602
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9603
0
    tmp = fieldname(insn, 0, 16); \
9604
0
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9605
0
    return S; \
9606
0
  case 162: \
9607
0
    tmp = fieldname(insn, 16, 5); \
9608
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9609
0
    tmp = fieldname(insn, 0, 16); \
9610
0
    if (!Check(&S, DecodeBranchTargetMM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9611
0
    return S; \
9612
0
  case 163: \
9613
0
    if (!Check(&S, DecodeSynciR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9614
0
    return S; \
9615
0
  case 164: \
9616
0
    tmp = fieldname(insn, 11, 5); \
9617
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9618
0
    tmp = fieldname(insn, 16, 5); \
9619
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9620
0
    tmp = fieldname(insn, 21, 5); \
9621
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9622
0
    return S; \
9623
0
  case 165: \
9624
0
    tmp = fieldname(insn, 11, 5); \
9625
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9626
0
    tmp = fieldname(insn, 16, 5); \
9627
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9628
0
    tmp = fieldname(insn, 21, 5); \
9629
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9630
0
    return S; \
9631
0
  case 166: \
9632
0
    tmp = fieldname(insn, 11, 5); \
9633
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9634
0
    tmp = fieldname(insn, 16, 5); \
9635
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9636
0
    tmp = fieldname(insn, 21, 5); \
9637
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9638
0
    return S; \
9639
0
  case 167: \
9640
0
    tmp = fieldname(insn, 16, 5); \
9641
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9642
0
    tmp = fieldname(insn, 21, 5); \
9643
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9644
0
    return S; \
9645
0
  case 168: \
9646
0
    tmp = fieldname(insn, 11, 5); \
9647
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9648
0
    tmp = fieldname(insn, 21, 5); \
9649
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9650
0
    tmp = fieldname(insn, 16, 5); \
9651
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9652
0
    return S; \
9653
0
  case 169: \
9654
0
    tmp = fieldname(insn, 11, 5); \
9655
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9656
0
    tmp = fieldname(insn, 11, 5); \
9657
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9658
0
    tmp = fieldname(insn, 16, 5); \
9659
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9660
0
    tmp = fieldname(insn, 21, 5); \
9661
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9662
0
    return S; \
9663
0
  case 170: \
9664
0
    tmp = fieldname(insn, 11, 5); \
9665
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9666
0
    tmp = fieldname(insn, 11, 5); \
9667
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9668
0
    tmp = fieldname(insn, 16, 5); \
9669
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9670
0
    tmp = fieldname(insn, 21, 5); \
9671
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9672
0
    return S; \
9673
0
  case 171: \
9674
0
    tmp = fieldname(insn, 16, 5); \
9675
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9676
0
    tmp = fieldname(insn, 21, 5); \
9677
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9678
0
    return S; \
9679
0
  case 172: \
9680
0
    tmp = fieldname(insn, 11, 5); \
9681
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9682
0
    tmp = fieldname(insn, 11, 5); \
9683
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9684
0
    tmp = fieldname(insn, 16, 5); \
9685
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9686
0
    tmp = fieldname(insn, 21, 5); \
9687
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9688
0
    return S; \
9689
0
  case 173: \
9690
0
    if (!Check(&S, DecodePOP35GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9691
0
    return S; \
9692
0
  case 174: \
9693
0
    tmp = fieldname(insn, 21, 5); \
9694
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9695
0
    tmp = fieldname(insn, 0, 19); \
9696
0
    if (!Check(&S, DecodeSimm19Lsl2(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9697
0
    return S; \
9698
0
  case 175: \
9699
0
    tmp = fieldname(insn, 21, 5); \
9700
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9701
0
    tmp = fieldname(insn, 0, 16); \
9702
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9703
0
    return S; \
9704
0
  case 176: \
9705
0
    if (!Check(&S, DecodePOP37GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9706
0
    return S; \
9707
0
  case 177: \
9708
0
    tmp = fieldname(insn, 21, 5); \
9709
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9710
0
    tmp = fieldname(insn, 0, 21); \
9711
0
    if (!Check(&S, DecodeBranchTarget21MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9712
0
    return S; \
9713
0
  case 178: \
9714
0
    tmp = fieldname(insn, 0, 26); \
9715
0
    if (!Check(&S, DecodeBranchTarget26MM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9716
0
    return S; \
9717
0
  case 179: \
9718
0
    if (!Check(&S, DecodeBlezGroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9719
0
    return S; \
9720
0
  case 180: \
9721
0
    if (!Check(&S, DecodePOP65GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9722
0
    return S; \
9723
0
  case 181: \
9724
0
    if (!Check(&S, DecodeBgtzGroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9725
0
    return S; \
9726
0
  case 182: \
9727
0
    if (!Check(&S, DecodePOP75GroupBranchMMR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9728
0
    return S; \
9729
0
  case 183: \
9730
0
    tmp = fieldname(insn, 11, 5); \
9731
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9732
0
    tmp = fieldname(insn, 16, 5); \
9733
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9734
0
    tmp = fieldname(insn, 6, 5); \
9735
0
    MCOperand_CreateImm0(MI, tmp); \
9736
0
    return S; \
9737
0
  case 184: \
9738
0
    tmp = fieldname(insn, 11, 5); \
9739
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9740
0
    tmp = fieldname(insn, 21, 5); \
9741
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9742
0
    tmp = fieldname(insn, 18, 3); \
9743
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9744
0
    tmp = fieldname(insn, 11, 5); \
9745
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9746
0
    return S; \
9747
0
  case 185: \
9748
0
    tmp = fieldname(insn, 11, 5); \
9749
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9750
0
    tmp = fieldname(insn, 21, 5); \
9751
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9752
0
    tmp = fieldname(insn, 16, 5); \
9753
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9754
0
    tmp = fieldname(insn, 6, 2); \
9755
0
    if (!Check(&S, DecodeUImmWithOffset_2_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9756
0
    return S; \
9757
0
  case 186: \
9758
0
    tmp = fieldname(insn, 21, 5); \
9759
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9760
0
    return S; \
9761
0
  case 187: \
9762
0
    tmp = fieldname(insn, 11, 5); \
9763
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9764
0
    tmp = fieldname(insn, 21, 5); \
9765
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9766
0
    tmp = fieldname(insn, 16, 5); \
9767
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9768
0
    tmp = fieldname(insn, 11, 5); \
9769
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9770
0
    return S; \
9771
0
  case 188: \
9772
0
    tmp = fieldname(insn, 6, 20); \
9773
0
    MCOperand_CreateImm0(MI, tmp); \
9774
0
    return S; \
9775
0
  case 189: \
9776
0
    tmp = fieldname(insn, 6, 5); \
9777
0
    MCOperand_CreateImm0(MI, tmp); \
9778
0
    return S; \
9779
0
  case 190: \
9780
0
    tmp = fieldname(insn, 11, 5); \
9781
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9782
0
    return S; \
9783
0
  case 191: \
9784
0
    tmp = fieldname(insn, 11, 5); \
9785
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9786
0
    tmp = fieldname(insn, 21, 2); \
9787
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9788
0
    return S; \
9789
0
  case 192: \
9790
0
    tmp = fieldname(insn, 11, 2); \
9791
0
    if (!Check(&S, DecodeHI32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9792
0
    tmp = fieldname(insn, 21, 5); \
9793
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9794
0
    return S; \
9795
0
  case 193: \
9796
0
    tmp = fieldname(insn, 11, 2); \
9797
0
    if (!Check(&S, DecodeLO32DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9798
0
    tmp = fieldname(insn, 21, 5); \
9799
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9800
0
    return S; \
9801
0
  case 194: \
9802
0
    tmp = fieldname(insn, 11, 5); \
9803
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9804
0
    tmp = fieldname(insn, 21, 5); \
9805
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9806
0
    tmp = fieldname(insn, 16, 5); \
9807
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9808
0
    tmp = fieldname(insn, 6, 2); \
9809
0
    if (!Check(&S, DecodeUImmWithOffset_2_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9810
0
    return S; \
9811
0
  case 195: \
9812
0
    tmp = fieldname(insn, 11, 2); \
9813
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9814
0
    tmp = fieldname(insn, 21, 5); \
9815
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9816
0
    tmp = fieldname(insn, 16, 5); \
9817
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9818
0
    return S; \
9819
0
  case 196: \
9820
0
    tmp = fieldname(insn, 21, 5); \
9821
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9822
0
    tmp = fieldname(insn, 16, 5); \
9823
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9824
0
    tmp = fieldname(insn, 6, 10); \
9825
0
    MCOperand_CreateImm0(MI, tmp); \
9826
0
    return S; \
9827
0
  case 197: \
9828
0
    tmp = fieldname(insn, 21, 5); \
9829
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9830
0
    tmp = fieldname(insn, 0, 16); \
9831
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9832
0
    return S; \
9833
0
  case 198: \
9834
0
    tmp = fieldname(insn, 0, 16); \
9835
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9836
0
    return S; \
9837
0
  case 199: \
9838
0
    if (!Check(&S, DecodeSyncI(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9839
0
    return S; \
9840
0
  case 200: \
9841
0
    if (!Check(&S, DecodeJumpTarget(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
9842
0
    return S; \
9843
0
  case 201: \
9844
0
    tmp = fieldname(insn, 21, 5); \
9845
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9846
0
    tmp = fieldname(insn, 16, 5); \
9847
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9848
0
    tmp = fieldname(insn, 0, 16); \
9849
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9850
0
    return S; \
9851
0
  case 202: \
9852
0
    tmp = fieldname(insn, 16, 5); \
9853
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9854
0
    tmp = fieldname(insn, 21, 5); \
9855
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9856
0
    tmp = fieldname(insn, 0, 16); \
9857
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9858
0
    return S; \
9859
0
  case 203: \
9860
0
    tmp = fieldname(insn, 16, 5); \
9861
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9862
0
    tmp = fieldname(insn, 21, 5); \
9863
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9864
0
    tmp = fieldname(insn, 0, 16); \
9865
0
    MCOperand_CreateImm0(MI, tmp); \
9866
0
    return S; \
9867
0
  case 204: \
9868
0
    tmp = fieldname(insn, 16, 5); \
9869
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9870
0
    tmp = fieldname(insn, 11, 5); \
9871
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9872
0
    tmp = fieldname(insn, 0, 3); \
9873
0
    MCOperand_CreateImm0(MI, tmp); \
9874
0
    return S; \
9875
0
  case 205: \
9876
0
    tmp = fieldname(insn, 11, 5); \
9877
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9878
0
    tmp = fieldname(insn, 16, 5); \
9879
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9880
0
    tmp = fieldname(insn, 0, 3); \
9881
0
    MCOperand_CreateImm0(MI, tmp); \
9882
0
    return S; \
9883
0
  case 206: \
9884
0
    tmp = fieldname(insn, 11, 5); \
9885
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9886
0
    tmp = fieldname(insn, 16, 5); \
9887
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9888
0
    tmp = fieldname(insn, 5, 1); \
9889
0
    MCOperand_CreateImm0(MI, tmp); \
9890
0
    tmp = fieldname(insn, 0, 3); \
9891
0
    MCOperand_CreateImm0(MI, tmp); \
9892
0
    tmp = fieldname(insn, 4, 1); \
9893
0
    MCOperand_CreateImm0(MI, tmp); \
9894
0
    return S; \
9895
0
  case 207: \
9896
0
    tmp = fieldname(insn, 11, 10); \
9897
0
    MCOperand_CreateImm0(MI, tmp); \
9898
0
    return S; \
9899
0
  case 208: \
9900
0
    tmp = fieldname(insn, 16, 5); \
9901
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9902
0
    tmp = fieldname(insn, 11, 5); \
9903
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9904
0
    return S; \
9905
0
  case 209: \
9906
0
    tmp = fieldname(insn, 16, 5); \
9907
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9908
0
    tmp = fieldname(insn, 11, 5); \
9909
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9910
0
    return S; \
9911
0
  case 210: \
9912
0
    tmp = fieldname(insn, 16, 5); \
9913
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9914
0
    tmp = fieldname(insn, 11, 5); \
9915
0
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9916
0
    return S; \
9917
0
  case 211: \
9918
0
    tmp = fieldname(insn, 16, 5); \
9919
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9920
0
    tmp = fieldname(insn, 11, 5); \
9921
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9922
0
    return S; \
9923
0
  case 212: \
9924
0
    tmp = fieldname(insn, 11, 5); \
9925
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9926
0
    tmp = fieldname(insn, 16, 5); \
9927
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9928
0
    return S; \
9929
0
  case 213: \
9930
0
    tmp = fieldname(insn, 11, 5); \
9931
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9932
0
    tmp = fieldname(insn, 16, 5); \
9933
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9934
0
    return S; \
9935
0
  case 214: \
9936
0
    tmp = fieldname(insn, 11, 5); \
9937
0
    if (!Check(&S, DecodeCCRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9938
0
    tmp = fieldname(insn, 16, 5); \
9939
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9940
0
    return S; \
9941
0
  case 215: \
9942
0
    tmp = fieldname(insn, 11, 5); \
9943
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9944
0
    tmp = fieldname(insn, 11, 5); \
9945
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9946
0
    tmp = fieldname(insn, 16, 5); \
9947
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9948
0
    return S; \
9949
0
  case 216: \
9950
0
    tmp = fieldname(insn, 18, 3); \
9951
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9952
0
    tmp = fieldname(insn, 0, 16); \
9953
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9954
0
    return S; \
9955
0
  case 217: \
9956
0
    tmp = fieldname(insn, 16, 5); \
9957
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9958
0
    tmp = fieldname(insn, 0, 16); \
9959
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9960
0
    return S; \
9961
0
  case 218: \
9962
0
    tmp = fieldname(insn, 6, 5); \
9963
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9964
0
    tmp = fieldname(insn, 11, 5); \
9965
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9966
0
    tmp = fieldname(insn, 16, 5); \
9967
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9968
0
    return S; \
9969
0
  case 219: \
9970
0
    tmp = fieldname(insn, 6, 5); \
9971
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9972
0
    tmp = fieldname(insn, 11, 5); \
9973
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9974
0
    return S; \
9975
0
  case 220: \
9976
0
    tmp = fieldname(insn, 6, 5); \
9977
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9978
0
    tmp = fieldname(insn, 11, 5); \
9979
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9980
0
    tmp = fieldname(insn, 18, 3); \
9981
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9982
0
    tmp = fieldname(insn, 6, 5); \
9983
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9984
0
    return S; \
9985
0
  case 221: \
9986
0
    tmp = fieldname(insn, 6, 5); \
9987
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9988
0
    tmp = fieldname(insn, 11, 5); \
9989
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9990
0
    tmp = fieldname(insn, 16, 5); \
9991
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9992
0
    tmp = fieldname(insn, 6, 5); \
9993
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9994
0
    return S; \
9995
0
  case 222: \
9996
0
    tmp = fieldname(insn, 6, 5); \
9997
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
9998
0
    tmp = fieldname(insn, 11, 5); \
9999
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10000
0
    return S; \
10001
0
  case 223: \
10002
0
    tmp = fieldname(insn, 6, 5); \
10003
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10004
0
    tmp = fieldname(insn, 11, 5); \
10005
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10006
0
    return S; \
10007
0
  case 224: \
10008
0
    tmp = fieldname(insn, 8, 3); \
10009
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10010
0
    tmp = fieldname(insn, 11, 5); \
10011
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10012
0
    tmp = fieldname(insn, 16, 5); \
10013
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10014
0
    return S; \
10015
0
  case 225: \
10016
0
    tmp = fieldname(insn, 6, 5); \
10017
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10018
0
    tmp = fieldname(insn, 11, 5); \
10019
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10020
0
    tmp = fieldname(insn, 16, 5); \
10021
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10022
0
    return S; \
10023
0
  case 226: \
10024
0
    tmp = fieldname(insn, 6, 5); \
10025
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10026
0
    tmp = fieldname(insn, 11, 5); \
10027
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10028
0
    return S; \
10029
0
  case 227: \
10030
0
    tmp = fieldname(insn, 6, 5); \
10031
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10032
0
    tmp = fieldname(insn, 11, 5); \
10033
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10034
0
    return S; \
10035
0
  case 228: \
10036
0
    tmp = fieldname(insn, 6, 5); \
10037
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10038
0
    tmp = fieldname(insn, 11, 5); \
10039
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10040
0
    tmp = fieldname(insn, 18, 3); \
10041
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10042
0
    tmp = fieldname(insn, 6, 5); \
10043
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10044
0
    return S; \
10045
0
  case 229: \
10046
0
    tmp = fieldname(insn, 6, 5); \
10047
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10048
0
    tmp = fieldname(insn, 11, 5); \
10049
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10050
0
    tmp = fieldname(insn, 16, 5); \
10051
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10052
0
    tmp = fieldname(insn, 6, 5); \
10053
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10054
0
    return S; \
10055
0
  case 230: \
10056
0
    tmp = fieldname(insn, 6, 5); \
10057
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10058
0
    tmp = fieldname(insn, 11, 5); \
10059
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10060
0
    return S; \
10061
0
  case 231: \
10062
0
    tmp = fieldname(insn, 8, 3); \
10063
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10064
0
    tmp = fieldname(insn, 11, 5); \
10065
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10066
0
    tmp = fieldname(insn, 16, 5); \
10067
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10068
0
    return S; \
10069
0
  case 232: \
10070
0
    tmp = fieldname(insn, 16, 5); \
10071
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10072
0
    tmp = fieldname(insn, 0, 16); \
10073
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10074
0
    return S; \
10075
0
  case 233: \
10076
0
    tmp = fieldname(insn, 16, 5); \
10077
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10078
0
    tmp = fieldname(insn, 0, 16); \
10079
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10080
0
    return S; \
10081
0
  case 234: \
10082
0
    tmp = fieldname(insn, 16, 5); \
10083
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10084
0
    tmp = fieldname(insn, 0, 16); \
10085
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10086
0
    return S; \
10087
0
  case 235: \
10088
0
    tmp = fieldname(insn, 16, 5); \
10089
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10090
0
    tmp = fieldname(insn, 11, 5); \
10091
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10092
0
    tmp = fieldname(insn, 0, 3); \
10093
0
    MCOperand_CreateImm0(MI, tmp); \
10094
0
    return S; \
10095
0
  case 236: \
10096
0
    tmp = fieldname(insn, 11, 5); \
10097
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10098
0
    tmp = fieldname(insn, 16, 5); \
10099
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10100
0
    tmp = fieldname(insn, 0, 3); \
10101
0
    MCOperand_CreateImm0(MI, tmp); \
10102
0
    return S; \
10103
0
  case 237: \
10104
0
    tmp = fieldname(insn, 6, 5); \
10105
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10106
0
    tmp = fieldname(insn, 21, 5); \
10107
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10108
0
    tmp = fieldname(insn, 16, 5); \
10109
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10110
0
    return S; \
10111
0
  case 238: \
10112
0
    tmp = fieldname(insn, 6, 5); \
10113
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10114
0
    tmp = fieldname(insn, 21, 5); \
10115
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10116
0
    tmp = fieldname(insn, 16, 5); \
10117
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10118
0
    return S; \
10119
0
  case 239: \
10120
0
    tmp = fieldname(insn, 11, 5); \
10121
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10122
0
    tmp = fieldname(insn, 21, 5); \
10123
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10124
0
    tmp = fieldname(insn, 16, 5); \
10125
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10126
0
    return S; \
10127
0
  case 240: \
10128
0
    tmp = fieldname(insn, 11, 5); \
10129
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10130
0
    tmp = fieldname(insn, 21, 5); \
10131
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10132
0
    tmp = fieldname(insn, 16, 5); \
10133
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10134
0
    return S; \
10135
0
  case 241: \
10136
0
    tmp = fieldname(insn, 6, 5); \
10137
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10138
0
    tmp = fieldname(insn, 21, 5); \
10139
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10140
0
    tmp = fieldname(insn, 11, 5); \
10141
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10142
0
    tmp = fieldname(insn, 16, 5); \
10143
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10144
0
    return S; \
10145
0
  case 242: \
10146
0
    tmp = fieldname(insn, 6, 5); \
10147
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10148
0
    tmp = fieldname(insn, 21, 5); \
10149
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10150
0
    tmp = fieldname(insn, 11, 5); \
10151
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10152
0
    tmp = fieldname(insn, 16, 5); \
10153
0
    if (!Check(&S, DecodeAFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10154
0
    return S; \
10155
0
  case 243: \
10156
0
    tmp = fieldname(insn, 11, 2); \
10157
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10158
0
    tmp = fieldname(insn, 21, 5); \
10159
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10160
0
    tmp = fieldname(insn, 16, 5); \
10161
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10162
0
    tmp = fieldname(insn, 11, 2); \
10163
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10164
0
    return S; \
10165
0
  case 244: \
10166
0
    tmp = 0x0; \
10167
0
    tmp |= fieldname(insn, 11, 5) << 0; \
10168
0
    tmp |= fieldname(insn, 16, 5) << 0; \
10169
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10170
0
    tmp = fieldname(insn, 21, 5); \
10171
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10172
0
    return S; \
10173
0
  case 245: \
10174
0
    tmp = fieldname(insn, 6, 5); \
10175
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10176
0
    tmp = fieldname(insn, 11, 5); \
10177
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10178
0
    tmp = fieldname(insn, 16, 8); \
10179
0
    MCOperand_CreateImm0(MI, tmp); \
10180
0
    return S; \
10181
0
  case 246: \
10182
0
    tmp = fieldname(insn, 6, 5); \
10183
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10184
0
    tmp = fieldname(insn, 6, 5); \
10185
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10186
0
    tmp = fieldname(insn, 11, 5); \
10187
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10188
0
    tmp = fieldname(insn, 16, 8); \
10189
0
    MCOperand_CreateImm0(MI, tmp); \
10190
0
    return S; \
10191
0
  case 247: \
10192
0
    tmp = fieldname(insn, 6, 5); \
10193
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10194
0
    tmp = fieldname(insn, 11, 5); \
10195
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10196
0
    tmp = fieldname(insn, 16, 8); \
10197
0
    MCOperand_CreateImm0(MI, tmp); \
10198
0
    return S; \
10199
0
  case 248: \
10200
0
    tmp = fieldname(insn, 6, 5); \
10201
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10202
0
    tmp = fieldname(insn, 11, 5); \
10203
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10204
0
    tmp = fieldname(insn, 16, 8); \
10205
0
    MCOperand_CreateImm0(MI, tmp); \
10206
0
    return S; \
10207
0
  case 249: \
10208
0
    tmp = fieldname(insn, 6, 5); \
10209
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10210
0
    tmp = fieldname(insn, 11, 5); \
10211
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10212
0
    tmp = fieldname(insn, 16, 5); \
10213
0
    MCOperand_CreateImm0(MI, tmp); \
10214
0
    return S; \
10215
0
  case 250: \
10216
0
    tmp = fieldname(insn, 6, 5); \
10217
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10218
0
    tmp = fieldname(insn, 11, 5); \
10219
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10220
0
    tmp = fieldname(insn, 16, 5); \
10221
0
    MCOperand_CreateImm0(MI, tmp); \
10222
0
    return S; \
10223
0
  case 251: \
10224
0
    tmp = fieldname(insn, 6, 5); \
10225
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10226
0
    tmp = fieldname(insn, 11, 5); \
10227
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10228
0
    tmp = fieldname(insn, 16, 5); \
10229
0
    MCOperand_CreateImm0(MI, tmp); \
10230
0
    return S; \
10231
0
  case 252: \
10232
0
    tmp = fieldname(insn, 6, 5); \
10233
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10234
0
    tmp = fieldname(insn, 11, 5); \
10235
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10236
0
    tmp = fieldname(insn, 16, 5); \
10237
0
    MCOperand_CreateImm0(MI, tmp); \
10238
0
    return S; \
10239
0
  case 253: \
10240
0
    tmp = fieldname(insn, 6, 5); \
10241
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10242
0
    tmp = fieldname(insn, 11, 10); \
10243
0
    MCOperand_CreateImm0(MI, tmp); \
10244
0
    return S; \
10245
0
  case 254: \
10246
0
    tmp = fieldname(insn, 6, 5); \
10247
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10248
0
    tmp = fieldname(insn, 11, 10); \
10249
0
    MCOperand_CreateImm0(MI, tmp); \
10250
0
    return S; \
10251
0
  case 255: \
10252
0
    tmp = fieldname(insn, 6, 5); \
10253
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10254
0
    tmp = fieldname(insn, 11, 10); \
10255
0
    MCOperand_CreateImm0(MI, tmp); \
10256
0
    return S; \
10257
0
  case 256: \
10258
0
    tmp = fieldname(insn, 6, 5); \
10259
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10260
0
    tmp = fieldname(insn, 11, 10); \
10261
0
    MCOperand_CreateImm0(MI, tmp); \
10262
0
    return S; \
10263
0
  case 257: \
10264
0
    tmp = fieldname(insn, 6, 5); \
10265
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10266
0
    tmp = fieldname(insn, 11, 5); \
10267
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10268
0
    tmp = fieldname(insn, 16, 6); \
10269
0
    MCOperand_CreateImm0(MI, tmp); \
10270
0
    return S; \
10271
0
  case 258: \
10272
0
    tmp = fieldname(insn, 6, 5); \
10273
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10274
0
    tmp = fieldname(insn, 11, 5); \
10275
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10276
0
    tmp = fieldname(insn, 16, 4); \
10277
0
    MCOperand_CreateImm0(MI, tmp); \
10278
0
    return S; \
10279
0
  case 259: \
10280
0
    tmp = fieldname(insn, 6, 5); \
10281
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10282
0
    tmp = fieldname(insn, 11, 5); \
10283
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10284
0
    tmp = fieldname(insn, 16, 3); \
10285
0
    MCOperand_CreateImm0(MI, tmp); \
10286
0
    return S; \
10287
0
  case 260: \
10288
0
    tmp = fieldname(insn, 6, 5); \
10289
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10290
0
    tmp = fieldname(insn, 6, 5); \
10291
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10292
0
    tmp = fieldname(insn, 11, 5); \
10293
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10294
0
    tmp = fieldname(insn, 16, 6); \
10295
0
    MCOperand_CreateImm0(MI, tmp); \
10296
0
    return S; \
10297
0
  case 261: \
10298
0
    tmp = fieldname(insn, 6, 5); \
10299
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10300
0
    tmp = fieldname(insn, 6, 5); \
10301
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10302
0
    tmp = fieldname(insn, 11, 5); \
10303
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10304
0
    tmp = fieldname(insn, 16, 5); \
10305
0
    MCOperand_CreateImm0(MI, tmp); \
10306
0
    return S; \
10307
0
  case 262: \
10308
0
    tmp = fieldname(insn, 6, 5); \
10309
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10310
0
    tmp = fieldname(insn, 6, 5); \
10311
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10312
0
    tmp = fieldname(insn, 11, 5); \
10313
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10314
0
    tmp = fieldname(insn, 16, 4); \
10315
0
    MCOperand_CreateImm0(MI, tmp); \
10316
0
    return S; \
10317
0
  case 263: \
10318
0
    tmp = fieldname(insn, 6, 5); \
10319
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10320
0
    tmp = fieldname(insn, 6, 5); \
10321
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10322
0
    tmp = fieldname(insn, 11, 5); \
10323
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10324
0
    tmp = fieldname(insn, 16, 3); \
10325
0
    MCOperand_CreateImm0(MI, tmp); \
10326
0
    return S; \
10327
0
  case 264: \
10328
0
    tmp = fieldname(insn, 6, 5); \
10329
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10330
0
    tmp = fieldname(insn, 11, 5); \
10331
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10332
0
    tmp = fieldname(insn, 16, 5); \
10333
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10334
0
    return S; \
10335
0
  case 265: \
10336
0
    tmp = fieldname(insn, 6, 5); \
10337
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10338
0
    tmp = fieldname(insn, 11, 5); \
10339
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10340
0
    tmp = fieldname(insn, 16, 5); \
10341
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10342
0
    return S; \
10343
0
  case 266: \
10344
0
    tmp = fieldname(insn, 6, 5); \
10345
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10346
0
    tmp = fieldname(insn, 11, 5); \
10347
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10348
0
    tmp = fieldname(insn, 16, 5); \
10349
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10350
0
    return S; \
10351
0
  case 267: \
10352
0
    tmp = fieldname(insn, 6, 5); \
10353
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10354
0
    tmp = fieldname(insn, 11, 5); \
10355
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10356
0
    tmp = fieldname(insn, 16, 5); \
10357
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10358
0
    return S; \
10359
0
  case 268: \
10360
0
    tmp = fieldname(insn, 6, 5); \
10361
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10362
0
    tmp = fieldname(insn, 6, 5); \
10363
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10364
0
    tmp = fieldname(insn, 11, 5); \
10365
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10366
0
    tmp = fieldname(insn, 16, 5); \
10367
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10368
0
    return S; \
10369
0
  case 269: \
10370
0
    tmp = fieldname(insn, 6, 5); \
10371
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10372
0
    tmp = fieldname(insn, 6, 5); \
10373
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10374
0
    tmp = fieldname(insn, 11, 5); \
10375
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10376
0
    tmp = fieldname(insn, 16, 5); \
10377
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10378
0
    return S; \
10379
0
  case 270: \
10380
0
    tmp = fieldname(insn, 6, 5); \
10381
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10382
0
    tmp = fieldname(insn, 6, 5); \
10383
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10384
0
    tmp = fieldname(insn, 11, 5); \
10385
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10386
0
    tmp = fieldname(insn, 16, 5); \
10387
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10388
0
    return S; \
10389
0
  case 271: \
10390
0
    tmp = fieldname(insn, 6, 5); \
10391
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10392
0
    tmp = fieldname(insn, 6, 5); \
10393
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10394
0
    tmp = fieldname(insn, 11, 5); \
10395
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10396
0
    tmp = fieldname(insn, 16, 5); \
10397
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10398
0
    return S; \
10399
0
  case 272: \
10400
0
    tmp = fieldname(insn, 6, 5); \
10401
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10402
0
    tmp = fieldname(insn, 11, 5); \
10403
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10404
0
    tmp = fieldname(insn, 16, 5); \
10405
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10406
0
    return S; \
10407
0
  case 273: \
10408
0
    tmp = fieldname(insn, 6, 5); \
10409
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10410
0
    tmp = fieldname(insn, 11, 5); \
10411
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10412
0
    tmp = fieldname(insn, 16, 5); \
10413
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10414
0
    return S; \
10415
0
  case 274: \
10416
0
    tmp = fieldname(insn, 6, 5); \
10417
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10418
0
    tmp = fieldname(insn, 11, 5); \
10419
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10420
0
    tmp = fieldname(insn, 16, 5); \
10421
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10422
0
    return S; \
10423
0
  case 275: \
10424
0
    tmp = fieldname(insn, 6, 5); \
10425
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10426
0
    tmp = fieldname(insn, 6, 5); \
10427
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10428
0
    tmp = fieldname(insn, 11, 5); \
10429
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10430
0
    tmp = fieldname(insn, 16, 5); \
10431
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10432
0
    return S; \
10433
0
  case 276: \
10434
0
    tmp = fieldname(insn, 6, 5); \
10435
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10436
0
    tmp = fieldname(insn, 6, 5); \
10437
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10438
0
    tmp = fieldname(insn, 11, 5); \
10439
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10440
0
    tmp = fieldname(insn, 16, 5); \
10441
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10442
0
    return S; \
10443
0
  case 277: \
10444
0
    tmp = fieldname(insn, 6, 5); \
10445
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10446
0
    tmp = fieldname(insn, 6, 5); \
10447
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10448
0
    tmp = fieldname(insn, 11, 5); \
10449
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10450
0
    tmp = fieldname(insn, 16, 5); \
10451
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10452
0
    return S; \
10453
0
  case 278: \
10454
0
    tmp = fieldname(insn, 6, 5); \
10455
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10456
0
    tmp = fieldname(insn, 6, 5); \
10457
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10458
0
    tmp = fieldname(insn, 11, 5); \
10459
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10460
0
    tmp = fieldname(insn, 16, 5); \
10461
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10462
0
    return S; \
10463
0
  case 279: \
10464
0
    tmp = fieldname(insn, 6, 5); \
10465
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10466
0
    tmp = fieldname(insn, 6, 5); \
10467
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10468
0
    tmp = fieldname(insn, 11, 5); \
10469
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10470
0
    tmp = fieldname(insn, 16, 5); \
10471
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10472
0
    return S; \
10473
0
  case 280: \
10474
0
    tmp = fieldname(insn, 6, 5); \
10475
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10476
0
    tmp = fieldname(insn, 6, 5); \
10477
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10478
0
    tmp = fieldname(insn, 11, 5); \
10479
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10480
0
    tmp = fieldname(insn, 16, 5); \
10481
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10482
0
    return S; \
10483
0
  case 281: \
10484
0
    tmp = fieldname(insn, 6, 5); \
10485
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10486
0
    tmp = fieldname(insn, 6, 5); \
10487
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10488
0
    tmp = fieldname(insn, 11, 5); \
10489
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10490
0
    tmp = fieldname(insn, 16, 5); \
10491
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10492
0
    return S; \
10493
0
  case 282: \
10494
0
    tmp = fieldname(insn, 6, 5); \
10495
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10496
0
    tmp = fieldname(insn, 11, 5); \
10497
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10498
0
    tmp = fieldname(insn, 16, 5); \
10499
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10500
0
    return S; \
10501
0
  case 283: \
10502
0
    tmp = fieldname(insn, 6, 5); \
10503
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10504
0
    tmp = fieldname(insn, 11, 5); \
10505
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10506
0
    tmp = fieldname(insn, 16, 5); \
10507
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10508
0
    return S; \
10509
0
  case 284: \
10510
0
    tmp = fieldname(insn, 6, 5); \
10511
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10512
0
    tmp = fieldname(insn, 11, 5); \
10513
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10514
0
    tmp = fieldname(insn, 16, 5); \
10515
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10516
0
    return S; \
10517
0
  case 285: \
10518
0
    tmp = fieldname(insn, 6, 5); \
10519
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10520
0
    tmp = fieldname(insn, 11, 5); \
10521
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10522
0
    tmp = fieldname(insn, 16, 5); \
10523
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10524
0
    return S; \
10525
0
  case 286: \
10526
0
    tmp = fieldname(insn, 6, 5); \
10527
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10528
0
    tmp = fieldname(insn, 6, 5); \
10529
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10530
0
    tmp = fieldname(insn, 11, 5); \
10531
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10532
0
    tmp = fieldname(insn, 16, 4); \
10533
0
    MCOperand_CreateImm0(MI, tmp); \
10534
0
    return S; \
10535
0
  case 287: \
10536
0
    tmp = fieldname(insn, 6, 5); \
10537
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10538
0
    tmp = fieldname(insn, 6, 5); \
10539
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10540
0
    tmp = fieldname(insn, 11, 5); \
10541
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10542
0
    tmp = fieldname(insn, 16, 3); \
10543
0
    MCOperand_CreateImm0(MI, tmp); \
10544
0
    return S; \
10545
0
  case 288: \
10546
0
    tmp = fieldname(insn, 6, 5); \
10547
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10548
0
    tmp = fieldname(insn, 6, 5); \
10549
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10550
0
    tmp = fieldname(insn, 11, 5); \
10551
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10552
0
    tmp = fieldname(insn, 16, 2); \
10553
0
    MCOperand_CreateImm0(MI, tmp); \
10554
0
    return S; \
10555
0
  case 289: \
10556
0
    tmp = fieldname(insn, 6, 5); \
10557
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10558
0
    tmp = fieldname(insn, 6, 5); \
10559
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10560
0
    tmp = fieldname(insn, 11, 5); \
10561
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10562
0
    tmp = fieldname(insn, 16, 1); \
10563
0
    MCOperand_CreateImm0(MI, tmp); \
10564
0
    return S; \
10565
0
  case 290: \
10566
0
    tmp = fieldname(insn, 6, 5); \
10567
0
    if (!Check(&S, DecodeMSACtrlRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10568
0
    tmp = fieldname(insn, 11, 5); \
10569
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10570
0
    return S; \
10571
0
  case 291: \
10572
0
    tmp = fieldname(insn, 6, 5); \
10573
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10574
0
    tmp = fieldname(insn, 11, 5); \
10575
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10576
0
    tmp = fieldname(insn, 16, 4); \
10577
0
    MCOperand_CreateImm0(MI, tmp); \
10578
0
    return S; \
10579
0
  case 292: \
10580
0
    tmp = fieldname(insn, 6, 5); \
10581
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10582
0
    tmp = fieldname(insn, 11, 5); \
10583
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10584
0
    tmp = fieldname(insn, 16, 3); \
10585
0
    MCOperand_CreateImm0(MI, tmp); \
10586
0
    return S; \
10587
0
  case 293: \
10588
0
    tmp = fieldname(insn, 6, 5); \
10589
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10590
0
    tmp = fieldname(insn, 11, 5); \
10591
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10592
0
    tmp = fieldname(insn, 16, 2); \
10593
0
    MCOperand_CreateImm0(MI, tmp); \
10594
0
    return S; \
10595
0
  case 294: \
10596
0
    tmp = fieldname(insn, 6, 5); \
10597
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10598
0
    tmp = fieldname(insn, 11, 5); \
10599
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10600
0
    tmp = fieldname(insn, 16, 1); \
10601
0
    MCOperand_CreateImm0(MI, tmp); \
10602
0
    return S; \
10603
0
  case 295: \
10604
0
    tmp = fieldname(insn, 6, 5); \
10605
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10606
0
    tmp = fieldname(insn, 11, 5); \
10607
0
    if (!Check(&S, DecodeMSACtrlRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10608
0
    return S; \
10609
0
  case 296: \
10610
0
    tmp = fieldname(insn, 6, 5); \
10611
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10612
0
    tmp = fieldname(insn, 11, 5); \
10613
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10614
0
    tmp = fieldname(insn, 16, 4); \
10615
0
    MCOperand_CreateImm0(MI, tmp); \
10616
0
    return S; \
10617
0
  case 297: \
10618
0
    tmp = fieldname(insn, 6, 5); \
10619
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10620
0
    tmp = fieldname(insn, 11, 5); \
10621
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10622
0
    tmp = fieldname(insn, 16, 3); \
10623
0
    MCOperand_CreateImm0(MI, tmp); \
10624
0
    return S; \
10625
0
  case 298: \
10626
0
    tmp = fieldname(insn, 6, 5); \
10627
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10628
0
    tmp = fieldname(insn, 11, 5); \
10629
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10630
0
    tmp = fieldname(insn, 16, 2); \
10631
0
    MCOperand_CreateImm0(MI, tmp); \
10632
0
    return S; \
10633
0
  case 299: \
10634
0
    tmp = fieldname(insn, 6, 5); \
10635
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10636
0
    tmp = fieldname(insn, 11, 5); \
10637
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10638
0
    tmp = fieldname(insn, 16, 1); \
10639
0
    MCOperand_CreateImm0(MI, tmp); \
10640
0
    return S; \
10641
0
  case 300: \
10642
0
    tmp = fieldname(insn, 6, 5); \
10643
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10644
0
    tmp = fieldname(insn, 11, 5); \
10645
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10646
0
    return S; \
10647
0
  case 301: \
10648
0
    tmp = fieldname(insn, 6, 5); \
10649
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10650
0
    tmp = fieldname(insn, 6, 5); \
10651
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10652
0
    tmp = fieldname(insn, 11, 5); \
10653
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10654
0
    tmp = fieldname(insn, 16, 4); \
10655
0
    MCOperand_CreateImm0(MI, tmp); \
10656
0
    return S; \
10657
0
  case 302: \
10658
0
    tmp = fieldname(insn, 6, 5); \
10659
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10660
0
    tmp = fieldname(insn, 6, 5); \
10661
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10662
0
    tmp = fieldname(insn, 11, 5); \
10663
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10664
0
    tmp = fieldname(insn, 16, 3); \
10665
0
    MCOperand_CreateImm0(MI, tmp); \
10666
0
    return S; \
10667
0
  case 303: \
10668
0
    tmp = fieldname(insn, 6, 5); \
10669
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10670
0
    tmp = fieldname(insn, 6, 5); \
10671
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10672
0
    tmp = fieldname(insn, 11, 5); \
10673
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10674
0
    tmp = fieldname(insn, 16, 2); \
10675
0
    MCOperand_CreateImm0(MI, tmp); \
10676
0
    return S; \
10677
0
  case 304: \
10678
0
    tmp = fieldname(insn, 6, 5); \
10679
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10680
0
    tmp = fieldname(insn, 6, 5); \
10681
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10682
0
    tmp = fieldname(insn, 11, 5); \
10683
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10684
0
    tmp = fieldname(insn, 16, 1); \
10685
0
    MCOperand_CreateImm0(MI, tmp); \
10686
0
    return S; \
10687
0
  case 305: \
10688
0
    if (!Check(&S, DecodeINSVE_DF(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10689
0
    return S; \
10690
0
  case 306: \
10691
0
    tmp = fieldname(insn, 6, 5); \
10692
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10693
0
    tmp = fieldname(insn, 11, 5); \
10694
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10695
0
    tmp = fieldname(insn, 16, 5); \
10696
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10697
0
    return S; \
10698
0
  case 307: \
10699
0
    tmp = fieldname(insn, 6, 5); \
10700
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10701
0
    tmp = fieldname(insn, 11, 5); \
10702
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10703
0
    tmp = fieldname(insn, 16, 5); \
10704
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10705
0
    return S; \
10706
0
  case 308: \
10707
0
    tmp = fieldname(insn, 6, 5); \
10708
0
    if (!Check(&S, DecodeMSA128BRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10709
0
    tmp = fieldname(insn, 11, 5); \
10710
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10711
0
    return S; \
10712
0
  case 309: \
10713
0
    tmp = fieldname(insn, 6, 5); \
10714
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10715
0
    tmp = fieldname(insn, 11, 5); \
10716
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10717
0
    return S; \
10718
0
  case 310: \
10719
0
    tmp = fieldname(insn, 6, 5); \
10720
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10721
0
    tmp = fieldname(insn, 11, 5); \
10722
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10723
0
    return S; \
10724
0
  case 311: \
10725
0
    tmp = fieldname(insn, 6, 5); \
10726
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10727
0
    tmp = fieldname(insn, 11, 5); \
10728
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10729
0
    return S; \
10730
0
  case 312: \
10731
0
    tmp = fieldname(insn, 6, 5); \
10732
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10733
0
    tmp = fieldname(insn, 11, 5); \
10734
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10735
0
    return S; \
10736
0
  case 313: \
10737
0
    tmp = fieldname(insn, 6, 5); \
10738
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10739
0
    tmp = fieldname(insn, 11, 5); \
10740
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10741
0
    return S; \
10742
0
  case 314: \
10743
0
    tmp = fieldname(insn, 6, 5); \
10744
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10745
0
    tmp = fieldname(insn, 11, 5); \
10746
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10747
0
    return S; \
10748
0
  case 315: \
10749
0
    tmp = fieldname(insn, 6, 5); \
10750
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10751
0
    tmp = fieldname(insn, 11, 5); \
10752
0
    if (!Check(&S, DecodeMSA128HRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10753
0
    return S; \
10754
0
  case 316: \
10755
0
    tmp = fieldname(insn, 6, 5); \
10756
0
    if (!Check(&S, DecodeMSA128DRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10757
0
    tmp = fieldname(insn, 11, 5); \
10758
0
    if (!Check(&S, DecodeMSA128WRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10759
0
    return S; \
10760
0
  case 317: \
10761
0
    if (!Check(&S, DecodeMSA128Mem(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10762
0
    return S; \
10763
0
  case 318: \
10764
0
    tmp = fieldname(insn, 16, 5); \
10765
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10766
0
    tmp = fieldname(insn, 21, 5); \
10767
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10768
0
    tmp = fieldname(insn, 6, 5); \
10769
0
    MCOperand_CreateImm0(MI, tmp); \
10770
0
    tmp = fieldname(insn, 11, 5); \
10771
0
    if (!Check(&S, DecodeUImmWithOffset_5_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10772
0
    return S; \
10773
0
  case 319: \
10774
0
    tmp = fieldname(insn, 16, 5); \
10775
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10776
0
    tmp = fieldname(insn, 21, 5); \
10777
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10778
0
    tmp = fieldname(insn, 6, 5); \
10779
0
    MCOperand_CreateImm0(MI, tmp); \
10780
0
    tmp = fieldname(insn, 11, 5); \
10781
0
    if (!Check(&S, DecodeInsSize(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10782
0
    tmp = fieldname(insn, 16, 5); \
10783
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10784
0
    return S; \
10785
0
  case 320: \
10786
0
    tmp = fieldname(insn, 21, 5); \
10787
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10788
0
    tmp = fieldname(insn, 11, 5); \
10789
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10790
0
    tmp = fieldname(insn, 16, 5); \
10791
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10792
0
    return S; \
10793
0
  case 321: \
10794
0
    tmp = fieldname(insn, 11, 5); \
10795
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10796
0
    tmp = fieldname(insn, 21, 5); \
10797
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10798
0
    tmp = fieldname(insn, 16, 5); \
10799
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10800
0
    return S; \
10801
0
  case 322: \
10802
0
    tmp = fieldname(insn, 16, 5); \
10803
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10804
0
    tmp = fieldname(insn, 16, 5); \
10805
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10806
0
    tmp = fieldname(insn, 21, 5); \
10807
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10808
0
    return S; \
10809
0
  case 323: \
10810
0
    tmp = fieldname(insn, 11, 5); \
10811
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10812
0
    tmp = fieldname(insn, 21, 5); \
10813
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10814
0
    tmp = fieldname(insn, 16, 5); \
10815
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10816
0
    return S; \
10817
0
  case 324: \
10818
0
    tmp = fieldname(insn, 11, 5); \
10819
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10820
0
    tmp = fieldname(insn, 21, 5); \
10821
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10822
0
    return S; \
10823
0
  case 325: \
10824
0
    tmp = fieldname(insn, 11, 5); \
10825
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10826
0
    tmp = fieldname(insn, 21, 5); \
10827
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10828
0
    tmp = fieldname(insn, 16, 5); \
10829
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10830
0
    return S; \
10831
0
  case 326: \
10832
0
    tmp = fieldname(insn, 11, 5); \
10833
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10834
0
    tmp = fieldname(insn, 21, 5); \
10835
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10836
0
    tmp = fieldname(insn, 16, 5); \
10837
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10838
0
    return S; \
10839
0
  case 327: \
10840
0
    tmp = fieldname(insn, 16, 5); \
10841
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10842
0
    tmp = fieldname(insn, 21, 5); \
10843
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10844
0
    tmp = fieldname(insn, 11, 5); \
10845
0
    MCOperand_CreateImm0(MI, tmp); \
10846
0
    tmp = fieldname(insn, 16, 5); \
10847
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10848
0
    return S; \
10849
0
  case 328: \
10850
0
    tmp = fieldname(insn, 11, 5); \
10851
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10852
0
    tmp = fieldname(insn, 16, 5); \
10853
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10854
0
    return S; \
10855
0
  case 329: \
10856
0
    tmp = fieldname(insn, 11, 5); \
10857
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10858
0
    tmp = fieldname(insn, 16, 10); \
10859
0
    MCOperand_CreateImm0(MI, tmp); \
10860
0
    return S; \
10861
0
  case 330: \
10862
0
    tmp = fieldname(insn, 11, 5); \
10863
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10864
0
    tmp = fieldname(insn, 16, 5); \
10865
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10866
0
    return S; \
10867
0
  case 331: \
10868
0
    tmp = fieldname(insn, 11, 5); \
10869
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10870
0
    tmp = fieldname(insn, 16, 5); \
10871
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10872
0
    return S; \
10873
0
  case 332: \
10874
0
    tmp = fieldname(insn, 11, 5); \
10875
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10876
0
    tmp = fieldname(insn, 16, 5); \
10877
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10878
0
    return S; \
10879
0
  case 333: \
10880
0
    tmp = fieldname(insn, 11, 5); \
10881
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10882
0
    tmp = fieldname(insn, 16, 5); \
10883
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10884
0
    tmp = fieldname(insn, 21, 5); \
10885
0
    MCOperand_CreateImm0(MI, tmp); \
10886
0
    return S; \
10887
0
  case 334: \
10888
0
    tmp = fieldname(insn, 11, 5); \
10889
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10890
0
    tmp = fieldname(insn, 16, 5); \
10891
0
    if (!Check(&S, DecodeDSPRRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10892
0
    tmp = fieldname(insn, 21, 5); \
10893
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10894
0
    return S; \
10895
0
  case 335: \
10896
0
    tmp = fieldname(insn, 11, 5); \
10897
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10898
0
    tmp = fieldname(insn, 16, 5); \
10899
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10900
0
    tmp = fieldname(insn, 21, 5); \
10901
0
    MCOperand_CreateImm0(MI, tmp); \
10902
0
    return S; \
10903
0
  case 336: \
10904
0
    if (!Check(&S, DecodeMemEVA(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10905
0
    return S; \
10906
0
  case 337: \
10907
0
    if (!Check(&S, DecodeCacheeOp_CacheOpR6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10908
0
    return S; \
10909
0
  case 338: \
10910
0
    tmp = fieldname(insn, 16, 5); \
10911
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10912
0
    tmp = fieldname(insn, 21, 5); \
10913
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10914
0
    tmp = fieldname(insn, 11, 5); \
10915
0
    MCOperand_CreateImm0(MI, tmp); \
10916
0
    tmp = fieldname(insn, 16, 5); \
10917
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10918
0
    return S; \
10919
0
  case 339: \
10920
0
    tmp = fieldname(insn, 16, 5); \
10921
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10922
0
    tmp = fieldname(insn, 11, 2); \
10923
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10924
0
    tmp = fieldname(insn, 21, 5); \
10925
0
    MCOperand_CreateImm0(MI, tmp); \
10926
0
    return S; \
10927
0
  case 340: \
10928
0
    tmp = fieldname(insn, 16, 5); \
10929
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10930
0
    tmp = fieldname(insn, 11, 2); \
10931
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10932
0
    tmp = fieldname(insn, 21, 5); \
10933
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10934
0
    return S; \
10935
0
  case 341: \
10936
0
    tmp = fieldname(insn, 11, 5); \
10937
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10938
0
    tmp = fieldname(insn, 16, 10); \
10939
0
    MCOperand_CreateImm0(MI, tmp); \
10940
0
    return S; \
10941
0
  case 342: \
10942
0
    tmp = fieldname(insn, 21, 5); \
10943
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10944
0
    tmp = fieldname(insn, 11, 10); \
10945
0
    MCOperand_CreateImm0(MI, tmp); \
10946
0
    return S; \
10947
0
  case 343: \
10948
0
    tmp = fieldname(insn, 11, 2); \
10949
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10950
0
    tmp = fieldname(insn, 20, 6); \
10951
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_6_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10952
0
    tmp = fieldname(insn, 11, 2); \
10953
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10954
0
    return S; \
10955
0
  case 344: \
10956
0
    tmp = fieldname(insn, 11, 2); \
10957
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10958
0
    tmp = fieldname(insn, 21, 5); \
10959
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10960
0
    tmp = fieldname(insn, 11, 2); \
10961
0
    if (!Check(&S, DecodeACC64DSPRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10962
0
    return S; \
10963
0
  case 345: \
10964
0
    tmp = fieldname(insn, 16, 5); \
10965
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10966
0
    tmp = fieldname(insn, 11, 5); \
10967
0
    if (!Check(&S, DecodeHWRegsRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10968
0
    tmp = fieldname(insn, 6, 3); \
10969
0
    MCOperand_CreateImm0(MI, tmp); \
10970
0
    return S; \
10971
0
  case 346: \
10972
0
    if (!Check(&S, DecodeCacheOp(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10973
0
    return S; \
10974
0
  case 347: \
10975
0
    if (!Check(&S, DecodeFMem(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10976
0
    return S; \
10977
0
  case 348: \
10978
0
    if (!Check(&S, DecodeFMem2(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10979
0
    return S; \
10980
0
  case 349: \
10981
0
    if (!Check(&S, DecodeDAHIDATI(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10982
0
    return S; \
10983
0
  case 350: \
10984
0
    tmp = fieldname(insn, 0, 16); \
10985
0
    MCOperand_CreateImm0(MI, tmp); \
10986
0
    return S; \
10987
0
  case 351: \
10988
0
    if (!Check(&S, DecodeBlezGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10989
0
    return S; \
10990
0
  case 352: \
10991
0
    if (!Check(&S, DecodeBgtzGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10992
0
    return S; \
10993
0
  case 353: \
10994
0
    if (!Check(&S, DecodeAddiGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
10995
0
    return S; \
10996
0
  case 354: \
10997
0
    tmp = fieldname(insn, 16, 5); \
10998
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
10999
0
    tmp = fieldname(insn, 0, 16); \
11000
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11001
0
    return S; \
11002
0
  case 355: \
11003
0
    tmp = fieldname(insn, 6, 5); \
11004
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11005
0
    tmp = fieldname(insn, 6, 5); \
11006
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11007
0
    tmp = fieldname(insn, 11, 5); \
11008
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11009
0
    tmp = fieldname(insn, 16, 5); \
11010
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11011
0
    return S; \
11012
0
  case 356: \
11013
0
    tmp = fieldname(insn, 6, 5); \
11014
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11015
0
    tmp = fieldname(insn, 6, 5); \
11016
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11017
0
    tmp = fieldname(insn, 11, 5); \
11018
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11019
0
    tmp = fieldname(insn, 16, 5); \
11020
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11021
0
    return S; \
11022
0
  case 357: \
11023
0
    tmp = fieldname(insn, 6, 5); \
11024
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11025
0
    tmp = fieldname(insn, 6, 5); \
11026
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11027
0
    tmp = fieldname(insn, 11, 5); \
11028
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11029
0
    tmp = fieldname(insn, 16, 5); \
11030
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11031
0
    return S; \
11032
0
  case 358: \
11033
0
    tmp = fieldname(insn, 6, 5); \
11034
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11035
0
    tmp = fieldname(insn, 11, 5); \
11036
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11037
0
    tmp = fieldname(insn, 16, 5); \
11038
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11039
0
    return S; \
11040
0
  case 359: \
11041
0
    tmp = fieldname(insn, 6, 5); \
11042
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11043
0
    tmp = fieldname(insn, 11, 5); \
11044
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11045
0
    tmp = fieldname(insn, 16, 5); \
11046
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11047
0
    return S; \
11048
0
  case 360: \
11049
0
    tmp = fieldname(insn, 6, 5); \
11050
0
    if (!Check(&S, DecodeFGRCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11051
0
    tmp = fieldname(insn, 11, 5); \
11052
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11053
0
    tmp = fieldname(insn, 16, 5); \
11054
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11055
0
    return S; \
11056
0
  case 361: \
11057
0
    tmp = fieldname(insn, 16, 5); \
11058
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11059
0
    tmp = fieldname(insn, 0, 16); \
11060
0
    if (!Check(&S, DecodeBranchTarget(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11061
0
    return S; \
11062
0
  case 362: \
11063
0
    if (!Check(&S, DecodeFMemCop2R6(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11064
0
    return S; \
11065
0
  case 363: \
11066
0
    if (!Check(&S, DecodeBlezlGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11067
0
    return S; \
11068
0
  case 364: \
11069
0
    if (!Check(&S, DecodeBgtzlGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11070
0
    return S; \
11071
0
  case 365: \
11072
0
    if (!Check(&S, DecodeDaddiGroupBranch(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11073
0
    return S; \
11074
0
  case 366: \
11075
0
    tmp = fieldname(insn, 16, 5); \
11076
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11077
0
    tmp = fieldname(insn, 21, 5); \
11078
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11079
0
    tmp = fieldname(insn, 0, 16); \
11080
0
    MCOperand_CreateImm0(MI, tmp); \
11081
0
    return S; \
11082
0
  case 367: \
11083
0
    if (!Check(&S, DecodeCRC(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11084
0
    return S; \
11085
0
  case 368: \
11086
0
    tmp = fieldname(insn, 11, 5); \
11087
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11088
0
    tmp = fieldname(insn, 21, 5); \
11089
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11090
0
    tmp = fieldname(insn, 16, 5); \
11091
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11092
0
    tmp = fieldname(insn, 6, 2); \
11093
0
    MCOperand_CreateImm0(MI, tmp); \
11094
0
    return S; \
11095
0
  case 369: \
11096
0
    tmp = fieldname(insn, 11, 5); \
11097
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11098
0
    tmp = fieldname(insn, 16, 5); \
11099
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11100
0
    return S; \
11101
0
  case 370: \
11102
0
    tmp = fieldname(insn, 11, 5); \
11103
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11104
0
    tmp = fieldname(insn, 21, 5); \
11105
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11106
0
    tmp = fieldname(insn, 16, 5); \
11107
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11108
0
    tmp = fieldname(insn, 6, 3); \
11109
0
    MCOperand_CreateImm0(MI, tmp); \
11110
0
    return S; \
11111
0
  case 371: \
11112
0
    if (!Check(&S, DecodeSpecial3LlSc(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11113
0
    return S; \
11114
0
  case 372: \
11115
0
    tmp = fieldname(insn, 21, 5); \
11116
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11117
0
    tmp = fieldname(insn, 8, 2); \
11118
0
    MCOperand_CreateImm0(MI, tmp); \
11119
0
    return S; \
11120
0
  case 373: \
11121
0
    tmp = fieldname(insn, 0, 26); \
11122
0
    if (!Check(&S, DecodeBranchTarget26(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11123
0
    return S; \
11124
0
  case 374: \
11125
0
    tmp = fieldname(insn, 21, 5); \
11126
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11127
0
    tmp = fieldname(insn, 0, 21); \
11128
0
    if (!Check(&S, DecodeBranchTarget21(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11129
0
    return S; \
11130
0
  case 375: \
11131
0
    tmp = fieldname(insn, 21, 5); \
11132
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11133
0
    tmp = fieldname(insn, 0, 18); \
11134
0
    if (!Check(&S, DecodeSimm18Lsl3(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11135
0
    return S; \
11136
0
  case 376: \
11137
0
    tmp = fieldname(insn, 21, 5); \
11138
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11139
0
    tmp = fieldname(insn, 0, 21); \
11140
0
    if (!Check(&S, DecodeBranchTarget21(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11141
0
    return S; \
11142
0
  case 377: \
11143
0
    tmp = fieldname(insn, 11, 5); \
11144
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11145
0
    tmp = fieldname(insn, 16, 5); \
11146
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11147
0
    tmp = fieldname(insn, 21, 5); \
11148
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11149
0
    return S; \
11150
0
  case 378: \
11151
0
    tmp = fieldname(insn, 21, 5); \
11152
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11153
0
    tmp = fieldname(insn, 16, 5); \
11154
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11155
0
    return S; \
11156
0
  case 379: \
11157
0
    tmp = fieldname(insn, 11, 5); \
11158
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11159
0
    tmp = fieldname(insn, 16, 5); \
11160
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11161
0
    tmp = fieldname(insn, 6, 5); \
11162
0
    MCOperand_CreateImm0(MI, tmp); \
11163
0
    return S; \
11164
0
  case 380: \
11165
0
    tmp = fieldname(insn, 16, 5); \
11166
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11167
0
    tmp = fieldname(insn, 11, 5); \
11168
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11169
0
    tmp = fieldname(insn, 0, 3); \
11170
0
    MCOperand_CreateImm0(MI, tmp); \
11171
0
    return S; \
11172
0
  case 381: \
11173
0
    tmp = fieldname(insn, 11, 5); \
11174
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11175
0
    tmp = fieldname(insn, 16, 5); \
11176
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11177
0
    tmp = fieldname(insn, 0, 3); \
11178
0
    MCOperand_CreateImm0(MI, tmp); \
11179
0
    return S; \
11180
0
  case 382: \
11181
0
    tmp = fieldname(insn, 16, 5); \
11182
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11183
0
    tmp = fieldname(insn, 11, 5); \
11184
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11185
0
    tmp = fieldname(insn, 0, 3); \
11186
0
    MCOperand_CreateImm0(MI, tmp); \
11187
0
    return S; \
11188
0
  case 383: \
11189
0
    tmp = fieldname(insn, 11, 5); \
11190
0
    if (!Check(&S, DecodeCOP2RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11191
0
    tmp = fieldname(insn, 16, 5); \
11192
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11193
0
    tmp = fieldname(insn, 0, 3); \
11194
0
    MCOperand_CreateImm0(MI, tmp); \
11195
0
    return S; \
11196
0
  case 384: \
11197
0
    tmp = fieldname(insn, 13, 3); \
11198
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11199
0
    tmp = fieldname(insn, 16, 5); \
11200
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11201
0
    tmp = fieldname(insn, 21, 5); \
11202
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11203
0
    return S; \
11204
0
  case 385: \
11205
0
    tmp = fieldname(insn, 16, 5); \
11206
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11207
0
    tmp = fieldname(insn, 21, 5); \
11208
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11209
0
    tmp = fieldname(insn, 0, 16); \
11210
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_16_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11211
0
    return S; \
11212
0
  case 386: \
11213
0
    tmp = 0x0; \
11214
0
    tmp |= fieldname(insn, 11, 5) << 0; \
11215
0
    tmp |= fieldname(insn, 16, 5) << 0; \
11216
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11217
0
    tmp = fieldname(insn, 21, 5); \
11218
0
    if (!Check(&S, DecodeGPR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11219
0
    return S; \
11220
0
  case 387: \
11221
0
    if (!Check(&S, DecodeDEXT(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11222
0
    return S; \
11223
0
  case 388: \
11224
0
    if (!Check(&S, DecodeDINS(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11225
0
    return S; \
11226
0
  case 389: \
11227
0
    tmp = fieldname(insn, 16, 5); \
11228
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11229
0
    tmp = fieldname(insn, 11, 5); \
11230
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11231
0
    return S; \
11232
0
  case 390: \
11233
0
    tmp = fieldname(insn, 11, 5); \
11234
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11235
0
    tmp = fieldname(insn, 16, 5); \
11236
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11237
0
    return S; \
11238
0
  case 391: \
11239
0
    tmp = fieldname(insn, 11, 5); \
11240
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11241
0
    tmp = fieldname(insn, 11, 5); \
11242
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11243
0
    tmp = fieldname(insn, 16, 5); \
11244
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11245
0
    return S; \
11246
0
  case 392: \
11247
0
    tmp = fieldname(insn, 6, 5); \
11248
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11249
0
    tmp = fieldname(insn, 11, 5); \
11250
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11251
0
    return S; \
11252
0
  case 393: \
11253
0
    tmp = fieldname(insn, 6, 5); \
11254
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11255
0
    tmp = fieldname(insn, 11, 5); \
11256
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11257
0
    tmp = fieldname(insn, 18, 3); \
11258
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11259
0
    tmp = fieldname(insn, 6, 5); \
11260
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11261
0
    return S; \
11262
0
  case 394: \
11263
0
    tmp = fieldname(insn, 6, 5); \
11264
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11265
0
    tmp = fieldname(insn, 11, 5); \
11266
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11267
0
    tmp = fieldname(insn, 16, 5); \
11268
0
    if (!Check(&S, DecodeGPR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11269
0
    tmp = fieldname(insn, 6, 5); \
11270
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11271
0
    return S; \
11272
0
  case 395: \
11273
0
    tmp = fieldname(insn, 6, 5); \
11274
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11275
0
    tmp = fieldname(insn, 11, 5); \
11276
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11277
0
    tmp = fieldname(insn, 16, 5); \
11278
0
    if (!Check(&S, DecodeFGR32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11279
0
    return S; \
11280
0
  case 396: \
11281
0
    tmp = fieldname(insn, 8, 3); \
11282
0
    if (!Check(&S, DecodeFCCRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11283
0
    tmp = fieldname(insn, 11, 5); \
11284
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11285
0
    tmp = fieldname(insn, 16, 5); \
11286
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11287
0
    return S; \
11288
0
  case 397: \
11289
0
    tmp = fieldname(insn, 6, 5); \
11290
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11291
0
    tmp = fieldname(insn, 21, 5); \
11292
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11293
0
    tmp = fieldname(insn, 16, 5); \
11294
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11295
0
    return S; \
11296
0
  case 398: \
11297
0
    tmp = fieldname(insn, 11, 5); \
11298
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11299
0
    tmp = fieldname(insn, 21, 5); \
11300
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11301
0
    tmp = fieldname(insn, 16, 5); \
11302
0
    if (!Check(&S, DecodePtrRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11303
0
    return S; \
11304
0
  case 399: \
11305
0
    tmp = fieldname(insn, 6, 5); \
11306
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11307
0
    tmp = fieldname(insn, 21, 5); \
11308
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11309
0
    tmp = fieldname(insn, 11, 5); \
11310
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11311
0
    tmp = fieldname(insn, 16, 5); \
11312
0
    if (!Check(&S, DecodeFGR64RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11313
0
    return S; \
11314
0
  case 400: \
11315
0
    tmp = fieldname(insn, 0, 2); \
11316
0
    MCOperand_CreateImm0(MI, tmp); \
11317
0
    return S; \
11318
0
  case 401: \
11319
0
    tmp = fieldname(insn, 0, 3); \
11320
0
    MCOperand_CreateImm0(MI, tmp); \
11321
0
    return S; \
11322
0
  case 402: \
11323
0
    tmp = fieldname(insn, 5, 5); \
11324
0
    if (!Check(&S, DecodeGPRNM32NZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11325
0
    tmp = fieldname(insn, 0, 5); \
11326
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11327
0
    return S; \
11328
0
  case 403: \
11329
0
    tmp = fieldname(insn, 7, 3); \
11330
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11331
0
    tmp = fieldname(insn, 0, 7) << 2; \
11332
0
    if (!Check(&S, DecodeMemNM_6_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11333
0
    return S; \
11334
0
  case 404: \
11335
0
    tmp = 0x0; \
11336
0
    tmp |= fieldname(insn, 0, 1) << 10; \
11337
0
    tmp |= fieldname(insn, 1, 9) << 1; \
11338
0
    if (!Check(&S, DecodeBranchTargetNM_10(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11339
0
    return S; \
11340
0
  case 405: \
11341
0
    tmp = fieldname(insn, 4, 4) << 4; \
11342
0
    MCOperand_CreateImm0(MI, tmp); \
11343
0
    tmp = 0x0; \
11344
0
    tmp |= fieldname(insn, 0, 4) << 0; \
11345
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11346
0
    if (!Check(&S, DecodeNMRegList16Operand(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11347
0
    return S; \
11348
0
  case 406: \
11349
0
    tmp = fieldname(insn, 7, 3); \
11350
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11351
0
    tmp = fieldname(insn, 4, 3); \
11352
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11353
0
    tmp = fieldname(insn, 0, 3); \
11354
0
    if (!Check(&S, DecodeUImm3Shift(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11355
0
    return S; \
11356
0
  case 407: \
11357
0
    tmp = fieldname(insn, 5, 5); \
11358
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11359
0
    tmp = fieldname(insn, 0, 5) << 2; \
11360
0
    if (!Check(&S, DecodeMemNM_7_0_Mips_GPRNMSPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11361
0
    return S; \
11362
0
  case 408: \
11363
0
    tmp = 0x0; \
11364
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11365
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11366
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11367
0
    tmp = 0x0; \
11368
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11369
0
    tmp |= fieldname(insn, 4, 1) << 4; \
11370
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11371
0
    return S; \
11372
0
  case 409: \
11373
0
    tmp = fieldname(insn, 7, 3); \
11374
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11375
0
    tmp = fieldname(insn, 4, 3); \
11376
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11377
0
    return S; \
11378
0
  case 410: \
11379
0
    tmp = fieldname(insn, 4, 3); \
11380
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11381
0
    tmp = fieldname(insn, 7, 3); \
11382
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11383
0
    return S; \
11384
0
  case 411: \
11385
0
    tmp = fieldname(insn, 1, 3); \
11386
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11387
0
    tmp = 0x0; \
11388
0
    tmp |= fieldname(insn, 4, 3) << 0; \
11389
0
    tmp |= fieldname(insn, 7, 3) << 5; \
11390
0
    if (!Check(&S, DecodeMemNMRX_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11391
0
    return S; \
11392
0
  case 412: \
11393
0
    tmp = fieldname(insn, 7, 3); \
11394
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11395
0
    tmp = fieldname(insn, 0, 7) << 2; \
11396
0
    if (!Check(&S, DecodeMemNM_9_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11397
0
    return S; \
11398
0
  case 413: \
11399
0
    tmp = fieldname(insn, 7, 3); \
11400
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11401
0
    tmp = 0x0; \
11402
0
    tmp |= fieldname(insn, 0, 2) << 0; \
11403
0
    tmp |= fieldname(insn, 4, 3) << 2; \
11404
0
    if (!Check(&S, DecodeMemNM_2_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11405
0
    return S; \
11406
0
  case 414: \
11407
0
    tmp = fieldname(insn, 7, 3); \
11408
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11409
0
    tmp = 0x0; \
11410
0
    tmp |= fieldname(insn, 0, 2) << 0; \
11411
0
    tmp |= fieldname(insn, 4, 3) << 2; \
11412
0
    if (!Check(&S, DecodeMemNM_2_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11413
0
    return S; \
11414
0
  case 415: \
11415
0
    tmp = fieldname(insn, 7, 3); \
11416
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11417
0
    tmp = fieldname(insn, 0, 6) << 2; \
11418
0
    if (!Check(&S, DecodeUImmWithReg_8_0_1_Mips_SP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11419
0
    return S; \
11420
0
  case 416: \
11421
0
    tmp = 0x0; \
11422
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11423
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11424
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11425
0
    tmp = 0x0; \
11426
0
    tmp |= fieldname(insn, 0, 3) << 4; \
11427
0
    tmp |= fieldname(insn, 3, 1) << 3; \
11428
0
    tmp |= fieldname(insn, 4, 1) << 8; \
11429
0
    tmp |= fieldname(insn, 8, 1) << 2; \
11430
0
    if (!Check(&S, DecodeMemNM4x4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11431
0
    return S; \
11432
0
  case 417: \
11433
0
    tmp = fieldname(insn, 7, 3); \
11434
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11435
0
    tmp = 0x0; \
11436
0
    tmp |= fieldname(insn, 1, 2) << 1; \
11437
0
    tmp |= fieldname(insn, 4, 3) << 3; \
11438
0
    if (!Check(&S, DecodeMemNM_3_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11439
0
    return S; \
11440
0
  case 418: \
11441
0
    tmp = fieldname(insn, 7, 3); \
11442
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11443
0
    tmp = 0x0; \
11444
0
    tmp |= fieldname(insn, 1, 2) << 1; \
11445
0
    tmp |= fieldname(insn, 4, 3) << 3; \
11446
0
    if (!Check(&S, DecodeMemNM_3_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11447
0
    return S; \
11448
0
  case 419: \
11449
0
    tmp = fieldname(insn, 7, 3); \
11450
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11451
0
    tmp = fieldname(insn, 4, 3); \
11452
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11453
0
    tmp = fieldname(insn, 0, 3) << 2; \
11454
0
    MCOperand_CreateImm0(MI, tmp); \
11455
0
    return S; \
11456
0
  case 420: \
11457
0
    tmp = fieldname(insn, 5, 5); \
11458
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11459
0
    tmp = fieldname(insn, 5, 5); \
11460
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11461
0
    tmp = 0x0; \
11462
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11463
0
    tmp |= fieldname(insn, 4, 1) << 3; \
11464
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_4_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11465
0
    return S; \
11466
0
  case 421: \
11467
0
    tmp = fieldname(insn, 7, 3); \
11468
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11469
0
    tmp = fieldname(insn, 0, 7) << 2; \
11470
0
    if (!Check(&S, DecodeMemNM_6_0_Mips_GPRNM3RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11471
0
    return S; \
11472
0
  case 422: \
11473
0
    tmp = fieldname(insn, 7, 3); \
11474
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11475
0
    tmp = 0x0; \
11476
0
    tmp |= fieldname(insn, 0, 1) << 7; \
11477
0
    tmp |= fieldname(insn, 1, 6) << 1; \
11478
0
    if (!Check(&S, DecodeBranchTargetNM_7(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11479
0
    return S; \
11480
0
  case 423: \
11481
0
    tmp = fieldname(insn, 1, 3); \
11482
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11483
0
    tmp = fieldname(insn, 4, 3); \
11484
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11485
0
    tmp = fieldname(insn, 7, 3); \
11486
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11487
0
    return S; \
11488
0
  case 424: \
11489
0
    tmp = 0x0; \
11490
0
    tmp |= fieldname(insn, 3, 1) << 1; \
11491
0
    tmp |= fieldname(insn, 8, 1) << 0; \
11492
0
    if (!Check(&S, DecodeGPRNM2R1RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11493
0
    tmp = 0x0; \
11494
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11495
0
    tmp |= fieldname(insn, 4, 1) << 4; \
11496
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11497
0
    tmp = 0x0; \
11498
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11499
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11500
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11501
0
    return S; \
11502
0
  case 425: \
11503
0
    tmp = fieldname(insn, 7, 3); \
11504
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11505
0
    tmp = fieldname(insn, 0, 7); \
11506
0
    if (!Check(&S, DecodeImmM1To126(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11507
0
    return S; \
11508
0
  case 426: \
11509
0
    tmp = fieldname(insn, 7, 3); \
11510
0
    if (!Check(&S, DecodeGPRNM3ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11511
0
    tmp = fieldname(insn, 0, 7) << 2; \
11512
0
    if (!Check(&S, DecodeMemNM_9_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11513
0
    return S; \
11514
0
  case 427: \
11515
0
    tmp = fieldname(insn, 5, 5); \
11516
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11517
0
    return S; \
11518
0
  case 428: \
11519
0
    tmp = fieldname(insn, 4, 1); \
11520
0
    if (!Check(&S, DecodeGPRNMRARegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11521
0
    tmp = fieldname(insn, 5, 5); \
11522
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11523
0
    return S; \
11524
0
  case 429: \
11525
0
    if (!Check(&S, DecodeBranchConflictNM(MI, insn, Address, Decoder))) { return MCDisassembler_Fail; } \
11526
0
    return S; \
11527
0
  case 430: \
11528
0
    tmp = fieldname(insn, 7, 3); \
11529
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11530
0
    tmp = fieldname(insn, 4, 3); \
11531
0
    if (!Check(&S, DecodeGPRNM3RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11532
0
    tmp = fieldname(insn, 0, 4); \
11533
0
    if (!Check(&S, DecodeUImm4Mask(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11534
0
    return S; \
11535
0
  case 431: \
11536
0
    tmp = 0x0; \
11537
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11538
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11539
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11540
0
    tmp = 0x0; \
11541
0
    tmp |= fieldname(insn, 0, 3) << 4; \
11542
0
    tmp |= fieldname(insn, 3, 1) << 3; \
11543
0
    tmp |= fieldname(insn, 4, 1) << 8; \
11544
0
    tmp |= fieldname(insn, 8, 1) << 2; \
11545
0
    if (!Check(&S, DecodeMemNM4x4(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11546
0
    return S; \
11547
0
  case 432: \
11548
0
    tmp = 0x0; \
11549
0
    tmp |= fieldname(insn, 0, 3) << 0; \
11550
0
    tmp |= fieldname(insn, 4, 1) << 4; \
11551
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11552
0
    tmp = 0x0; \
11553
0
    tmp |= fieldname(insn, 5, 3) << 0; \
11554
0
    tmp |= fieldname(insn, 9, 1) << 4; \
11555
0
    if (!Check(&S, DecodeGPRNM4RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11556
0
    tmp = 0x0; \
11557
0
    tmp |= fieldname(insn, 3, 1) << 1; \
11558
0
    tmp |= fieldname(insn, 8, 1) << 0; \
11559
0
    if (!Check(&S, DecodeGPRNM2R1RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11560
0
    return S; \
11561
0
  case 433: \
11562
0
    tmp = fieldname(insn, 0, 18); \
11563
0
    MCOperand_CreateImm0(MI, tmp); \
11564
0
    return S; \
11565
0
  case 434: \
11566
0
    tmp = fieldname(insn, 0, 19); \
11567
0
    MCOperand_CreateImm0(MI, tmp); \
11568
0
    return S; \
11569
0
  case 435: \
11570
0
    tmp = fieldname(insn, 21, 5); \
11571
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11572
0
    tmp = fieldname(insn, 16, 5); \
11573
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11574
0
    tmp = fieldname(insn, 0, 16); \
11575
0
    MCOperand_CreateImm0(MI, tmp); \
11576
0
    return S; \
11577
0
  case 436: \
11578
0
    tmp = fieldname(insn, 21, 5); \
11579
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11580
0
    tmp = 0x0; \
11581
0
    tmp |= fieldname(insn, 0, 1) << 21; \
11582
0
    tmp |= fieldname(insn, 1, 20) << 1; \
11583
0
    if (!Check(&S, DecodeAddressPCRelNM_22(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11584
0
    return S; \
11585
0
  case 437: \
11586
0
    tmp = fieldname(insn, 24, 1); \
11587
0
    if (!Check(&S, DecodeGPRNM1R1RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11588
0
    tmp = 0x0; \
11589
0
    tmp |= fieldname(insn, 21, 3) << 0; \
11590
0
    tmp |= fieldname(insn, 25, 1) << 4; \
11591
0
    if (!Check(&S, DecodeGPRNM4ZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11592
0
    tmp = 0x0; \
11593
0
    tmp |= fieldname(insn, 0, 1) << 21; \
11594
0
    tmp |= fieldname(insn, 1, 20) << 1; \
11595
0
    if (!Check(&S, DecodeBranchTargetNM_21(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11596
0
    return S; \
11597
0
  case 438: \
11598
0
    tmp = fieldname(insn, 16, 5); \
11599
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11600
0
    tmp = fieldname(insn, 21, 5); \
11601
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11602
0
    tmp = fieldname(insn, 11, 5); \
11603
0
    MCOperand_CreateImm0(MI, tmp); \
11604
0
    return S; \
11605
0
  case 439: \
11606
0
    tmp = fieldname(insn, 21, 5); \
11607
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11608
0
    tmp = fieldname(insn, 16, 5); \
11609
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11610
0
    tmp = fieldname(insn, 11, 5); \
11611
0
    MCOperand_CreateImm0(MI, tmp); \
11612
0
    return S; \
11613
0
  case 440: \
11614
0
    tmp = fieldname(insn, 11, 5); \
11615
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11616
0
    tmp = fieldname(insn, 16, 10); \
11617
0
    if (!Check(&S, DecodeMemNMRX_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11618
0
    return S; \
11619
0
  case 441: \
11620
0
    tmp = fieldname(insn, 21, 5); \
11621
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11622
0
    tmp = fieldname(insn, 16, 5); \
11623
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11624
0
    return S; \
11625
0
  case 442: \
11626
0
    tmp = fieldname(insn, 11, 5); \
11627
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11628
0
    tmp = fieldname(insn, 16, 5); \
11629
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11630
0
    tmp = fieldname(insn, 21, 5); \
11631
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11632
0
    tmp = fieldname(insn, 9, 2); \
11633
0
    MCOperand_CreateImm0(MI, tmp); \
11634
0
    return S; \
11635
0
  case 443: \
11636
0
    tmp = fieldname(insn, 11, 5); \
11637
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11638
0
    tmp = fieldname(insn, 16, 5); \
11639
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11640
0
    tmp = fieldname(insn, 21, 5); \
11641
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11642
0
    return S; \
11643
0
  case 444: \
11644
0
    tmp = fieldname(insn, 11, 5); \
11645
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11646
0
    tmp = fieldname(insn, 16, 5); \
11647
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11648
0
    tmp = fieldname(insn, 21, 5); \
11649
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11650
0
    tmp = fieldname(insn, 11, 5); \
11651
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11652
0
    return S; \
11653
0
  case 445: \
11654
0
    tmp = fieldname(insn, 11, 5); \
11655
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11656
0
    tmp = fieldname(insn, 16, 5); \
11657
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11658
0
    tmp = fieldname(insn, 21, 5); \
11659
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11660
0
    tmp = fieldname(insn, 6, 5); \
11661
0
    MCOperand_CreateImm0(MI, tmp); \
11662
0
    return S; \
11663
0
  case 446: \
11664
0
    tmp = fieldname(insn, 16, 5); \
11665
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11666
0
    tmp = fieldname(insn, 11, 5); \
11667
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11668
0
    tmp = fieldname(insn, 21, 5); \
11669
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11670
0
    return S; \
11671
0
  case 447: \
11672
0
    tmp = fieldname(insn, 21, 5); \
11673
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11674
0
    tmp = fieldname(insn, 21, 5); \
11675
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11676
0
    tmp = fieldname(insn, 16, 5); \
11677
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11678
0
    return S; \
11679
0
  case 448: \
11680
0
    tmp = fieldname(insn, 21, 5); \
11681
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11682
0
    tmp = fieldname(insn, 11, 10); \
11683
0
    if (!Check(&S, DecodeCOP0SelRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11684
0
    return S; \
11685
0
  case 449: \
11686
0
    tmp = fieldname(insn, 21, 5); \
11687
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11688
0
    tmp = fieldname(insn, 16, 5); \
11689
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11690
0
    tmp = fieldname(insn, 10, 1); \
11691
0
    MCOperand_CreateImm0(MI, tmp); \
11692
0
    tmp = fieldname(insn, 11, 5); \
11693
0
    MCOperand_CreateImm0(MI, tmp); \
11694
0
    tmp = fieldname(insn, 3, 1); \
11695
0
    MCOperand_CreateImm0(MI, tmp); \
11696
0
    return S; \
11697
0
  case 450: \
11698
0
    tmp = fieldname(insn, 16, 5); \
11699
0
    if (!Check(&S, DecodeCOP0RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11700
0
    tmp = fieldname(insn, 21, 5); \
11701
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11702
0
    tmp = fieldname(insn, 10, 1); \
11703
0
    MCOperand_CreateImm0(MI, tmp); \
11704
0
    tmp = fieldname(insn, 11, 5); \
11705
0
    MCOperand_CreateImm0(MI, tmp); \
11706
0
    tmp = fieldname(insn, 3, 1); \
11707
0
    MCOperand_CreateImm0(MI, tmp); \
11708
0
    return S; \
11709
0
  case 451: \
11710
0
    tmp = fieldname(insn, 21, 5); \
11711
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11712
0
    return S; \
11713
0
  case 452: \
11714
0
    tmp = fieldname(insn, 16, 5); \
11715
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11716
0
    tmp = fieldname(insn, 21, 2); \
11717
0
    MCOperand_CreateImm0(MI, tmp); \
11718
0
    return S; \
11719
0
  case 453: \
11720
0
    tmp = fieldname(insn, 16, 5); \
11721
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11722
0
    return S; \
11723
0
  case 454: \
11724
0
    tmp = 0x0; \
11725
0
    tmp |= fieldname(insn, 0, 1) << 25; \
11726
0
    tmp |= fieldname(insn, 1, 24) << 1; \
11727
0
    if (!Check(&S, DecodeBranchTargetNM_25(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11728
0
    return S; \
11729
0
  case 455: \
11730
0
    tmp = fieldname(insn, 21, 5); \
11731
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11732
0
    tmp = fieldname(insn, 2, 19) << 2; \
11733
0
    if (!Check(&S, DecodeUImmWithReg_21_0_1_Mips_GP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11734
0
    return S; \
11735
0
  case 456: \
11736
0
    tmp = fieldname(insn, 21, 5); \
11737
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11738
0
    tmp = fieldname(insn, 2, 19) << 2; \
11739
0
    if (!Check(&S, DecodeMemNM_21_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11740
0
    return S; \
11741
0
  case 457: \
11742
0
    tmp = fieldname(insn, 21, 5); \
11743
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11744
0
    tmp = fieldname(insn, 0, 18); \
11745
0
    if (!Check(&S, DecodeMemNM_18_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11746
0
    return S; \
11747
0
  case 458: \
11748
0
    tmp = fieldname(insn, 21, 5); \
11749
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11750
0
    tmp = fieldname(insn, 0, 18); \
11751
0
    if (!Check(&S, DecodeUImmWithReg_18_0_1_Mips_GP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11752
0
    return S; \
11753
0
  case 459: \
11754
0
    tmp = fieldname(insn, 21, 5); \
11755
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11756
0
    tmp = fieldname(insn, 1, 17) << 1; \
11757
0
    if (!Check(&S, DecodeMemNM_18_0_Mips_GPRNMGPRegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11758
0
    return S; \
11759
0
  case 460: \
11760
0
    tmp = fieldname(insn, 21, 5); \
11761
0
    if (!Check(&S, DecodeGPRNM32NZRegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11762
0
    tmp = fieldname(insn, 16, 5); \
11763
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11764
0
    return S; \
11765
0
  case 461: \
11766
0
    tmp = fieldname(insn, 21, 5); \
11767
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11768
0
    tmp = fieldname(insn, 16, 5); \
11769
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11770
0
    tmp = fieldname(insn, 0, 12); \
11771
0
    MCOperand_CreateImm0(MI, tmp); \
11772
0
    return S; \
11773
0
  case 462: \
11774
0
    tmp = fieldname(insn, 3, 9) << 3; \
11775
0
    MCOperand_CreateImm0(MI, tmp); \
11776
0
    tmp = 0x0; \
11777
0
    tmp |= fieldname(insn, 2, 1) << 0; \
11778
0
    tmp |= fieldname(insn, 16, 4) << 1; \
11779
0
    tmp |= fieldname(insn, 21, 5) << 5; \
11780
0
    if (!Check(&S, DecodeNMRegListOperand(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11781
0
    return S; \
11782
0
  case 463: \
11783
0
    tmp = fieldname(insn, 21, 5); \
11784
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11785
0
    tmp = fieldname(insn, 16, 5); \
11786
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11787
0
    tmp = fieldname(insn, 0, 12); \
11788
0
    if (!Check(&S, DecodeNegImm12(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11789
0
    return S; \
11790
0
  case 464: \
11791
0
    tmp = fieldname(insn, 21, 5); \
11792
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11793
0
    tmp = fieldname(insn, 16, 5); \
11794
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11795
0
    tmp = fieldname(insn, 0, 5); \
11796
0
    MCOperand_CreateImm0(MI, tmp); \
11797
0
    return S; \
11798
0
  case 465: \
11799
0
    tmp = fieldname(insn, 21, 5); \
11800
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11801
0
    tmp = fieldname(insn, 16, 5); \
11802
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11803
0
    tmp = fieldname(insn, 0, 5); \
11804
0
    MCOperand_CreateImm0(MI, tmp); \
11805
0
    tmp = fieldname(insn, 7, 4) << 1; \
11806
0
    MCOperand_CreateImm0(MI, tmp); \
11807
0
    tmp = fieldname(insn, 6, 1); \
11808
0
    MCOperand_CreateImm0(MI, tmp); \
11809
0
    return S; \
11810
0
  case 466: \
11811
0
    tmp = fieldname(insn, 21, 5); \
11812
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11813
0
    tmp = fieldname(insn, 16, 5); \
11814
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11815
0
    tmp = fieldname(insn, 0, 5); \
11816
0
    MCOperand_CreateImm0(MI, tmp); \
11817
0
    tmp = fieldname(insn, 6, 5); \
11818
0
    if (!Check(&S, DecodeInsSize(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11819
0
    tmp = fieldname(insn, 21, 5); \
11820
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11821
0
    return S; \
11822
0
  case 467: \
11823
0
    tmp = fieldname(insn, 21, 5); \
11824
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11825
0
    tmp = fieldname(insn, 16, 5); \
11826
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11827
0
    tmp = fieldname(insn, 0, 5); \
11828
0
    MCOperand_CreateImm0(MI, tmp); \
11829
0
    tmp = fieldname(insn, 6, 5); \
11830
0
    if (!Check(&S, DecodeUImmWithOffset_5_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11831
0
    return S; \
11832
0
  case 468: \
11833
0
    tmp = fieldname(insn, 21, 5); \
11834
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11835
0
    tmp = 0x0; \
11836
0
    tmp |= fieldname(insn, 0, 12) << 0; \
11837
0
    tmp |= fieldname(insn, 16, 5) << 12; \
11838
0
    if (!Check(&S, DecodeMemNM_12_0_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11839
0
    return S; \
11840
0
  case 469: \
11841
0
    tmp = 0x0; \
11842
0
    tmp |= fieldname(insn, 0, 12) << 0; \
11843
0
    tmp |= fieldname(insn, 16, 5) << 12; \
11844
0
    if (!Check(&S, DecodeMemNM_12_0_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11845
0
    return S; \
11846
0
  case 470: \
11847
0
    tmp = fieldname(insn, 21, 5); \
11848
0
    MCOperand_CreateImm0(MI, tmp); \
11849
0
    tmp = 0x0; \
11850
0
    tmp |= fieldname(insn, 0, 12) << 0; \
11851
0
    tmp |= fieldname(insn, 16, 5) << 12; \
11852
0
    if (!Check(&S, DecodeMemNM_12_0_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11853
0
    return S; \
11854
0
  case 471: \
11855
0
    tmp = fieldname(insn, 16, 5); \
11856
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11857
0
    tmp = fieldname(insn, 21, 5); \
11858
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11859
0
    tmp = 0x0; \
11860
0
    tmp |= fieldname(insn, 0, 1) << 14; \
11861
0
    tmp |= fieldname(insn, 1, 13) << 1; \
11862
0
    if (!Check(&S, DecodeBranchTargetNM_14(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11863
0
    return S; \
11864
0
  case 472: \
11865
0
    tmp = fieldname(insn, 21, 5); \
11866
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11867
0
    tmp = 0x0; \
11868
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11869
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11870
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11871
0
    return S; \
11872
0
  case 473: \
11873
0
    tmp = fieldname(insn, 21, 5); \
11874
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11875
0
    tmp = 0x0; \
11876
0
    tmp |= fieldname(insn, 2, 6) << 2; \
11877
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11878
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11879
0
    return S; \
11880
0
  case 474: \
11881
0
    tmp = fieldname(insn, 21, 5); \
11882
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11883
0
    tmp = fieldname(insn, 3, 5); \
11884
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11885
0
    tmp = fieldname(insn, 16, 5); \
11886
0
    if (!Check(&S, DecodeMemZeroNM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11887
0
    return S; \
11888
0
  case 475: \
11889
0
    tmp = fieldname(insn, 21, 5); \
11890
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11891
0
    tmp = 0x0; \
11892
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11893
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11894
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11895
0
    tmp = fieldname(insn, 12, 3); \
11896
0
    if (!Check(&S, DecodeUImm3Shift(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11897
0
    return S; \
11898
0
  case 476: \
11899
0
    tmp = 0x0; \
11900
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11901
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11902
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11903
0
    return S; \
11904
0
  case 477: \
11905
0
    tmp = fieldname(insn, 21, 5); \
11906
0
    MCOperand_CreateImm0(MI, tmp); \
11907
0
    tmp = 0x0; \
11908
0
    tmp |= fieldname(insn, 0, 8) << 0; \
11909
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11910
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11911
0
    return S; \
11912
0
  case 478: \
11913
0
    tmp = fieldname(insn, 21, 5); \
11914
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11915
0
    tmp = fieldname(insn, 21, 5); \
11916
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11917
0
    tmp = 0x0; \
11918
0
    tmp |= fieldname(insn, 2, 6) << 2; \
11919
0
    tmp |= fieldname(insn, 15, 6) << 8; \
11920
0
    if (!Check(&S, DecodeMemNM_9_1_Mips_GPRNM32RegClassID(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11921
0
    return S; \
11922
0
  case 479: \
11923
0
    tmp = fieldname(insn, 21, 5); \
11924
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11925
0
    tmp = fieldname(insn, 21, 5); \
11926
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11927
0
    tmp = fieldname(insn, 3, 5); \
11928
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11929
0
    tmp = fieldname(insn, 16, 5); \
11930
0
    if (!Check(&S, DecodeMemZeroNM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11931
0
    return S; \
11932
0
  case 480: \
11933
0
    tmp = fieldname(insn, 21, 5); \
11934
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11935
0
    tmp = fieldname(insn, 11, 7); \
11936
0
    MCOperand_CreateImm0(MI, tmp); \
11937
0
    tmp = 0x0; \
11938
0
    tmp |= fieldname(insn, 0, 1) << 11; \
11939
0
    tmp |= fieldname(insn, 1, 10) << 1; \
11940
0
    if (!Check(&S, DecodeBranchTargetNM_11(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11941
0
    return S; \
11942
0
  case 481: \
11943
0
    tmp = fieldname(insn, 21, 5); \
11944
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11945
0
    tmp = fieldname(insn, 11, 6); \
11946
0
    if (!Check(&S, DecodeSImmWithOffsetAndScale_32_0_1(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11947
0
    tmp = 0x0; \
11948
0
    tmp |= fieldname(insn, 0, 1) << 11; \
11949
0
    tmp |= fieldname(insn, 1, 10) << 1; \
11950
0
    if (!Check(&S, DecodeBranchTargetNM_11(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11951
0
    return S; \
11952
0
  case 482: \
11953
0
    tmp = fieldname(insn, 21, 5); \
11954
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11955
0
    tmp = 0x0; \
11956
0
    tmp |= fieldname(insn, 0, 1) << 19; \
11957
0
    tmp |= fieldname(insn, 2, 10) << 9; \
11958
0
    tmp |= fieldname(insn, 12, 9) << 0; \
11959
0
    if (!Check(&S, DecodeSImm32s12(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11960
0
    return S; \
11961
0
  case 483: \
11962
0
    tmp = fieldname(insn, 37, 5); \
11963
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11964
0
    tmp = 0x0; \
11965
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11966
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11967
0
    MCOperand_CreateImm0(MI, tmp); \
11968
0
    return S; \
11969
0
  case 484: \
11970
0
    tmp = fieldname(insn, 37, 5); \
11971
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11972
0
    tmp = fieldname(insn, 37, 5); \
11973
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11974
0
    tmp = 0x0; \
11975
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11976
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11977
0
    MCOperand_CreateImm0(MI, tmp); \
11978
0
    return S; \
11979
0
  case 485: \
11980
0
    tmp = fieldname(insn, 37, 5); \
11981
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11982
0
    tmp = 0x0; \
11983
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11984
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11985
0
    if (!Check(&S, DecodeSImmWithReg_32_0_1_Mips_GP_NM(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11986
0
    return S; \
11987
0
  case 486: \
11988
0
    tmp = fieldname(insn, 37, 5); \
11989
0
    if (!Check(&S, DecodeGPRNM32RegisterClass(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11990
0
    tmp = 0x0; \
11991
0
    tmp |= fieldname(insn, 0, 16) << 16; \
11992
0
    tmp |= fieldname(insn, 16, 16) << 0; \
11993
0
    if (!Check(&S, DecodeAddressPCRelNM_32(MI, tmp, Address, Decoder))) { return MCDisassembler_Fail; } \
11994
0
    return S; \
11995
10.7k
  } \
11996
10.7k
}
11997
11998
#define DecodeInstruction(fname, fieldname, decoder, InsnType) \
11999
static DecodeStatus fname(const uint8_t DecodeTable[], MCInst *MI, \
12000
148k
                                      InsnType insn, uint64_t Address, const void *Decoder) { \
12001
148k
  const uint8_t *Ptr = DecodeTable; \
12002
148k
  uint64_t CurFieldValue = 0; \
12003
148k
  DecodeStatus S = MCDisassembler_Success; \
12004
2.87M
  while (true) { \
12005
2.87M
    switch (*Ptr) { \
12006
0
    default: \
12007
0
      return MCDisassembler_Fail; \
12008
222k
    case MCD_OPC_ExtractField: { \
12009
222k
      unsigned Start = *++Ptr; \
12010
222k
      unsigned Len = *++Ptr; \
12011
222k
      ++Ptr; \
12012
222k
      CurFieldValue = fieldname(insn, Start, Len); \
12013
222k
      break; \
12014
0
    } \
12015
2.42M
    case MCD_OPC_FilterValue: { \
12016
2.42M
      /* Decode the field value. */ \
12017
2.42M
      unsigned Len; \
12018
2.42M
      uint64_t Val = decodeULEB128(++Ptr, &Len); \
12019
2.42M
      Ptr += Len; \
12020
2.42M
      /* NumToSkip is a plain 24-bit integer. */ \
12021
2.42M
      unsigned NumToSkip = *Ptr++; \
12022
2.42M
      NumToSkip |= (*Ptr++) << 8; \
12023
2.42M
      NumToSkip |= (*Ptr++) << 16; \
12024
2.42M
      /* Perform the filter operation. */ \
12025
2.42M
      if (Val != CurFieldValue) \
12026
2.42M
        Ptr += NumToSkip; \
12027
2.42M
      break; \
12028
0
    } \
12029
9.99k
    case MCD_OPC_CheckField: { \
12030
9.99k
      unsigned Start = *++Ptr; \
12031
9.99k
      unsigned Len = *++Ptr; \
12032
9.99k
      uint64_t FieldValue = fieldname(insn, Start, Len); \
12033
9.99k
      /* Decode the field value. */ \
12034
9.99k
      unsigned PtrLen = 0; \
12035
9.99k
      uint64_t ExpectedValue = decodeULEB128(++Ptr, &PtrLen); \
12036
9.99k
      Ptr += PtrLen; \
12037
9.99k
      /* NumToSkip is a plain 24-bit integer. */ \
12038
9.99k
      unsigned NumToSkip = *Ptr++; \
12039
9.99k
      NumToSkip |= (*Ptr++) << 8; \
12040
9.99k
      NumToSkip |= (*Ptr++) << 16; \
12041
9.99k
      /* If the actual and expected values don't match, skip. */ \
12042
9.99k
      if (ExpectedValue != FieldValue) \
12043
9.99k
        Ptr += NumToSkip; \
12044
9.99k
      break; \
12045
0
    } \
12046
72.0k
    case MCD_OPC_CheckPredicate: { \
12047
72.0k
      unsigned Len; \
12048
72.0k
      /* Decode the Predicate Index value. */ \
12049
72.0k
      unsigned PIdx = decodeULEB128(++Ptr, &Len); \
12050
72.0k
      Ptr += Len; \
12051
72.0k
      /* NumToSkip is a plain 24-bit integer. */ \
12052
72.0k
      unsigned NumToSkip = *Ptr++; \
12053
72.0k
      NumToSkip |= (*Ptr++) << 8; \
12054
72.0k
      NumToSkip |= (*Ptr++) << 16; \
12055
72.0k
      /* Check the predicate. */ \
12056
72.0k
      bool Pred = checkDecoderPredicate(MI, PIdx); \
12057
72.0k
      if (!Pred) \
12058
72.0k
        Ptr += NumToSkip; \
12059
72.0k
      break; \
12060
0
    } \
12061
68.2k
    case MCD_OPC_Decode: { \
12062
68.2k
      unsigned Len; \
12063
68.2k
      /* Decode the Opcode value. */ \
12064
68.2k
      unsigned Opc = decodeULEB128(++Ptr, &Len); \
12065
68.2k
      Ptr += Len; \
12066
68.2k
      unsigned DecodeIdx = decodeULEB128(Ptr, &Len); \
12067
68.2k
      Ptr += Len; \
12068
68.2k
      MCInst_clear(MI); \
12069
68.2k
      MCInst_setOpcode(MI, Opc); \
12070
68.2k
      bool DecodeComplete; \
12071
68.2k
      S = decoder(S, DecodeIdx, insn, MI, Address, Decoder, &DecodeComplete); \
12072
68.2k
      return S; \
12073
0
    } \
12074
0
    case MCD_OPC_TryDecode: { \
12075
0
      unsigned Len; \
12076
0
      /* Decode the Opcode value. */ \
12077
0
      unsigned Opc = decodeULEB128(++Ptr, &Len); \
12078
0
      Ptr += Len; \
12079
0
      unsigned DecodeIdx = decodeULEB128(Ptr, &Len); \
12080
0
      Ptr += Len; \
12081
0
      /* NumToSkip is a plain 24-bit integer. */ \
12082
0
      unsigned NumToSkip = *Ptr++; \
12083
0
      NumToSkip |= (*Ptr++) << 8; \
12084
0
      NumToSkip |= (*Ptr++) << 16; \
12085
0
      /* Perform the decode operation. */ \
12086
0
      MCInst_setOpcode(MI, Opc); \
12087
0
      bool DecodeComplete; \
12088
0
      S = decoder(S, DecodeIdx, insn, MI, Address, Decoder, &DecodeComplete); \
12089
0
      if (DecodeComplete) { \
12090
0
        /* Decoding complete. */ \
12091
0
        return S; \
12092
0
      } else { \
12093
0
        /* LLVM uses a MCInst on the stack, but for our use case, */ \
12094
0
        /* it is enough for now to reset the op counter. */ \
12095
0
        MCInst_clear(MI); \
12096
0
        /* If the decoding was incomplete, skip. */ \
12097
0
        Ptr += NumToSkip; \
12098
0
        /* Reset decode status. This also drops a SoftFail status that could be */ \
12099
0
        /* set before the decode attempt. */ \
12100
0
        S = MCDisassembler_Success; \
12101
0
      } \
12102
0
      break; \
12103
0
    } \
12104
0
    case MCD_OPC_SoftFail: { \
12105
0
      /* Decode the mask values. */ \
12106
0
      unsigned Len; \
12107
0
      uint64_t PositiveMask = decodeULEB128(++Ptr, &Len); \
12108
0
      Ptr += Len; \
12109
0
      uint64_t NegativeMask = decodeULEB128(Ptr, &Len); \
12110
0
      Ptr += Len; \
12111
0
      bool Fail = (insn & PositiveMask) != 0 || (~insn & NegativeMask) != 0; \
12112
0
      if (Fail) \
12113
0
        S = MCDisassembler_SoftFail; \
12114
0
      break; \
12115
0
    } \
12116
80.5k
    case MCD_OPC_Fail: { \
12117
80.5k
      return MCDisassembler_Fail; \
12118
0
    } \
12119
2.87M
    } \
12120
2.87M
  } \
12121
148k
  /* Bogisity detected in disassembler state machine! */ \
12122
148k
}
Unexecuted instantiation: MipsDisassembler.c:decodeInstruction_8
MipsDisassembler.c:decodeInstruction_4
Line
Count
Source
12000
126k
                                      InsnType insn, uint64_t Address, const void *Decoder) { \
12001
126k
  const uint8_t *Ptr = DecodeTable; \
12002
126k
  uint64_t CurFieldValue = 0; \
12003
126k
  DecodeStatus S = MCDisassembler_Success; \
12004
2.51M
  while (true) { \
12005
2.51M
    switch (*Ptr) { \
12006
0
    default: \
12007
0
      return MCDisassembler_Fail; \
12008
195k
    case MCD_OPC_ExtractField: { \
12009
195k
      unsigned Start = *++Ptr; \
12010
195k
      unsigned Len = *++Ptr; \
12011
195k
      ++Ptr; \
12012
195k
      CurFieldValue = fieldname(insn, Start, Len); \
12013
195k
      break; \
12014
0
    } \
12015
2.11M
    case MCD_OPC_FilterValue: { \
12016
2.11M
      /* Decode the field value. */ \
12017
2.11M
      unsigned Len; \
12018
2.11M
      uint64_t Val = decodeULEB128(++Ptr, &Len); \
12019
2.11M
      Ptr += Len; \
12020
2.11M
      /* NumToSkip is a plain 24-bit integer. */ \
12021
2.11M
      unsigned NumToSkip = *Ptr++; \
12022
2.11M
      NumToSkip |= (*Ptr++) << 8; \
12023
2.11M
      NumToSkip |= (*Ptr++) << 16; \
12024
2.11M
      /* Perform the filter operation. */ \
12025
2.11M
      if (Val != CurFieldValue) \
12026
2.11M
        Ptr += NumToSkip; \
12027
2.11M
      break; \
12028
0
    } \
12029
9.73k
    case MCD_OPC_CheckField: { \
12030
9.73k
      unsigned Start = *++Ptr; \
12031
9.73k
      unsigned Len = *++Ptr; \
12032
9.73k
      uint64_t FieldValue = fieldname(insn, Start, Len); \
12033
9.73k
      /* Decode the field value. */ \
12034
9.73k
      unsigned PtrLen = 0; \
12035
9.73k
      uint64_t ExpectedValue = decodeULEB128(++Ptr, &PtrLen); \
12036
9.73k
      Ptr += PtrLen; \
12037
9.73k
      /* NumToSkip is a plain 24-bit integer. */ \
12038
9.73k
      unsigned NumToSkip = *Ptr++; \
12039
9.73k
      NumToSkip |= (*Ptr++) << 8; \
12040
9.73k
      NumToSkip |= (*Ptr++) << 16; \
12041
9.73k
      /* If the actual and expected values don't match, skip. */ \
12042
9.73k
      if (ExpectedValue != FieldValue) \
12043
9.73k
        Ptr += NumToSkip; \
12044
9.73k
      break; \
12045
0
    } \
12046
61.2k
    case MCD_OPC_CheckPredicate: { \
12047
61.2k
      unsigned Len; \
12048
61.2k
      /* Decode the Predicate Index value. */ \
12049
61.2k
      unsigned PIdx = decodeULEB128(++Ptr, &Len); \
12050
61.2k
      Ptr += Len; \
12051
61.2k
      /* NumToSkip is a plain 24-bit integer. */ \
12052
61.2k
      unsigned NumToSkip = *Ptr++; \
12053
61.2k
      NumToSkip |= (*Ptr++) << 8; \
12054
61.2k
      NumToSkip |= (*Ptr++) << 16; \
12055
61.2k
      /* Check the predicate. */ \
12056
61.2k
      bool Pred = checkDecoderPredicate(MI, PIdx); \
12057
61.2k
      if (!Pred) \
12058
61.2k
        Ptr += NumToSkip; \
12059
61.2k
      break; \
12060
0
    } \
12061
57.4k
    case MCD_OPC_Decode: { \
12062
57.4k
      unsigned Len; \
12063
57.4k
      /* Decode the Opcode value. */ \
12064
57.4k
      unsigned Opc = decodeULEB128(++Ptr, &Len); \
12065
57.4k
      Ptr += Len; \
12066
57.4k
      unsigned DecodeIdx = decodeULEB128(Ptr, &Len); \
12067
57.4k
      Ptr += Len; \
12068
57.4k
      MCInst_clear(MI); \
12069
57.4k
      MCInst_setOpcode(MI, Opc); \
12070
57.4k
      bool DecodeComplete; \
12071
57.4k
      S = decoder(S, DecodeIdx, insn, MI, Address, Decoder, &DecodeComplete); \
12072
57.4k
      return S; \
12073
0
    } \
12074
0
    case MCD_OPC_TryDecode: { \
12075
0
      unsigned Len; \
12076
0
      /* Decode the Opcode value. */ \
12077
0
      unsigned Opc = decodeULEB128(++Ptr, &Len); \
12078
0
      Ptr += Len; \
12079
0
      unsigned DecodeIdx = decodeULEB128(Ptr, &Len); \
12080
0
      Ptr += Len; \
12081
0
      /* NumToSkip is a plain 24-bit integer. */ \
12082
0
      unsigned NumToSkip = *Ptr++; \
12083
0
      NumToSkip |= (*Ptr++) << 8; \
12084
0
      NumToSkip |= (*Ptr++) << 16; \
12085
0
      /* Perform the decode operation. */ \
12086
0
      MCInst_setOpcode(MI, Opc); \
12087
0
      bool DecodeComplete; \
12088
0
      S = decoder(S, DecodeIdx, insn, MI, Address, Decoder, &DecodeComplete); \
12089
0
      if (DecodeComplete) { \
12090
0
        /* Decoding complete. */ \
12091
0
        return S; \
12092
0
      } else { \
12093
0
        /* LLVM uses a MCInst on the stack, but for our use case, */ \
12094
0
        /* it is enough for now to reset the op counter. */ \
12095
0
        MCInst_clear(MI); \
12096
0
        /* If the decoding was incomplete, skip. */ \
12097
0
        Ptr += NumToSkip; \
12098
0
        /* Reset decode status. This also drops a SoftFail status that could be */ \
12099
0
        /* set before the decode attempt. */ \
12100
0
        S = MCDisassembler_Success; \
12101
0
      } \
12102
0
      break; \
12103
0
    } \
12104
0
    case MCD_OPC_SoftFail: { \
12105
0
      /* Decode the mask values. */ \
12106
0
      unsigned Len; \
12107
0
      uint64_t PositiveMask = decodeULEB128(++Ptr, &Len); \
12108
0
      Ptr += Len; \
12109
0
      uint64_t NegativeMask = decodeULEB128(Ptr, &Len); \
12110
0
      Ptr += Len; \
12111
0
      bool Fail = (insn & PositiveMask) != 0 || (~insn & NegativeMask) != 0; \
12112
0
      if (Fail) \
12113
0
        S = MCDisassembler_SoftFail; \
12114
0
      break; \
12115
0
    } \
12116
69.2k
    case MCD_OPC_Fail: { \
12117
69.2k
      return MCDisassembler_Fail; \
12118
0
    } \
12119
2.51M
    } \
12120
2.51M
  } \
12121
126k
  /* Bogisity detected in disassembler state machine! */ \
12122
126k
}
MipsDisassembler.c:decodeInstruction_2
Line
Count
Source
12000
22.0k
                                      InsnType insn, uint64_t Address, const void *Decoder) { \
12001
22.0k
  const uint8_t *Ptr = DecodeTable; \
12002
22.0k
  uint64_t CurFieldValue = 0; \
12003
22.0k
  DecodeStatus S = MCDisassembler_Success; \
12004
367k
  while (true) { \
12005
367k
    switch (*Ptr) { \
12006
0
    default: \
12007
0
      return MCDisassembler_Fail; \
12008
26.5k
    case MCD_OPC_ExtractField: { \
12009
26.5k
      unsigned Start = *++Ptr; \
12010
26.5k
      unsigned Len = *++Ptr; \
12011
26.5k
      ++Ptr; \
12012
26.5k
      CurFieldValue = fieldname(insn, Start, Len); \
12013
26.5k
      break; \
12014
0
    } \
12015
307k
    case MCD_OPC_FilterValue: { \
12016
307k
      /* Decode the field value. */ \
12017
307k
      unsigned Len; \
12018
307k
      uint64_t Val = decodeULEB128(++Ptr, &Len); \
12019
307k
      Ptr += Len; \
12020
307k
      /* NumToSkip is a plain 24-bit integer. */ \
12021
307k
      unsigned NumToSkip = *Ptr++; \
12022
307k
      NumToSkip |= (*Ptr++) << 8; \
12023
307k
      NumToSkip |= (*Ptr++) << 16; \
12024
307k
      /* Perform the filter operation. */ \
12025
307k
      if (Val != CurFieldValue) \
12026
307k
        Ptr += NumToSkip; \
12027
307k
      break; \
12028
0
    } \
12029
264
    case MCD_OPC_CheckField: { \
12030
264
      unsigned Start = *++Ptr; \
12031
264
      unsigned Len = *++Ptr; \
12032
264
      uint64_t FieldValue = fieldname(insn, Start, Len); \
12033
264
      /* Decode the field value. */ \
12034
264
      unsigned PtrLen = 0; \
12035
264
      uint64_t ExpectedValue = decodeULEB128(++Ptr, &PtrLen); \
12036
264
      Ptr += PtrLen; \
12037
264
      /* NumToSkip is a plain 24-bit integer. */ \
12038
264
      unsigned NumToSkip = *Ptr++; \
12039
264
      NumToSkip |= (*Ptr++) << 8; \
12040
264
      NumToSkip |= (*Ptr++) << 16; \
12041
264
      /* If the actual and expected values don't match, skip. */ \
12042
264
      if (ExpectedValue != FieldValue) \
12043
264
        Ptr += NumToSkip; \
12044
264
      break; \
12045
0
    } \
12046
10.7k
    case MCD_OPC_CheckPredicate: { \
12047
10.7k
      unsigned Len; \
12048
10.7k
      /* Decode the Predicate Index value. */ \
12049
10.7k
      unsigned PIdx = decodeULEB128(++Ptr, &Len); \
12050
10.7k
      Ptr += Len; \
12051
10.7k
      /* NumToSkip is a plain 24-bit integer. */ \
12052
10.7k
      unsigned NumToSkip = *Ptr++; \
12053
10.7k
      NumToSkip |= (*Ptr++) << 8; \
12054
10.7k
      NumToSkip |= (*Ptr++) << 16; \
12055
10.7k
      /* Check the predicate. */ \
12056
10.7k
      bool Pred = checkDecoderPredicate(MI, PIdx); \
12057
10.7k
      if (!Pred) \
12058
10.7k
        Ptr += NumToSkip; \
12059
10.7k
      break; \
12060
0
    } \
12061
10.7k
    case MCD_OPC_Decode: { \
12062
10.7k
      unsigned Len; \
12063
10.7k
      /* Decode the Opcode value. */ \
12064
10.7k
      unsigned Opc = decodeULEB128(++Ptr, &Len); \
12065
10.7k
      Ptr += Len; \
12066
10.7k
      unsigned DecodeIdx = decodeULEB128(Ptr, &Len); \
12067
10.7k
      Ptr += Len; \
12068
10.7k
      MCInst_clear(MI); \
12069
10.7k
      MCInst_setOpcode(MI, Opc); \
12070
10.7k
      bool DecodeComplete; \
12071
10.7k
      S = decoder(S, DecodeIdx, insn, MI, Address, Decoder, &DecodeComplete); \
12072
10.7k
      return S; \
12073
0
    } \
12074
0
    case MCD_OPC_TryDecode: { \
12075
0
      unsigned Len; \
12076
0
      /* Decode the Opcode value. */ \
12077
0
      unsigned Opc = decodeULEB128(++Ptr, &Len); \
12078
0
      Ptr += Len; \
12079
0
      unsigned DecodeIdx = decodeULEB128(Ptr, &Len); \
12080
0
      Ptr += Len; \
12081
0
      /* NumToSkip is a plain 24-bit integer. */ \
12082
0
      unsigned NumToSkip = *Ptr++; \
12083
0
      NumToSkip |= (*Ptr++) << 8; \
12084
0
      NumToSkip |= (*Ptr++) << 16; \
12085
0
      /* Perform the decode operation. */ \
12086
0
      MCInst_setOpcode(MI, Opc); \
12087
0
      bool DecodeComplete; \
12088
0
      S = decoder(S, DecodeIdx, insn, MI, Address, Decoder, &DecodeComplete); \
12089
0
      if (DecodeComplete) { \
12090
0
        /* Decoding complete. */ \
12091
0
        return S; \
12092
0
      } else { \
12093
0
        /* LLVM uses a MCInst on the stack, but for our use case, */ \
12094
0
        /* it is enough for now to reset the op counter. */ \
12095
0
        MCInst_clear(MI); \
12096
0
        /* If the decoding was incomplete, skip. */ \
12097
0
        Ptr += NumToSkip; \
12098
0
        /* Reset decode status. This also drops a SoftFail status that could be */ \
12099
0
        /* set before the decode attempt. */ \
12100
0
        S = MCDisassembler_Success; \
12101
0
      } \
12102
0
      break; \
12103
0
    } \
12104
0
    case MCD_OPC_SoftFail: { \
12105
0
      /* Decode the mask values. */ \
12106
0
      unsigned Len; \
12107
0
      uint64_t PositiveMask = decodeULEB128(++Ptr, &Len); \
12108
0
      Ptr += Len; \
12109
0
      uint64_t NegativeMask = decodeULEB128(Ptr, &Len); \
12110
0
      Ptr += Len; \
12111
0
      bool Fail = (insn & PositiveMask) != 0 || (~insn & NegativeMask) != 0; \
12112
0
      if (Fail) \
12113
0
        S = MCDisassembler_SoftFail; \
12114
0
      break; \
12115
0
    } \
12116
11.2k
    case MCD_OPC_Fail: { \
12117
11.2k
      return MCDisassembler_Fail; \
12118
0
    } \
12119
367k
    } \
12120
367k
  } \
12121
22.0k
  /* Bogisity detected in disassembler state machine! */ \
12122
22.0k
}
12123
12124
FieldFromInstruction(fieldFromInstruction_4, uint32_t)
12125
FieldFromInstruction(fieldFromInstruction_2, uint32_t)
12126
FieldFromInstruction(fieldFromInstruction_8, uint64_t)
12127
DecodeToMCInst(decodeToMCInst_4, fieldFromInstruction_4, uint32_t)
12128
DecodeToMCInst(decodeToMCInst_2, fieldFromInstruction_2, uint32_t)
12129
DecodeToMCInst(decodeToMCInst_8, fieldFromInstruction_8, uint64_t)
12130
DecodeInstruction(decodeInstruction_4, fieldFromInstruction_4, decodeToMCInst_4, uint32_t)
12131
DecodeInstruction(decodeInstruction_2, fieldFromInstruction_2, decodeToMCInst_2, uint32_t)
12132
DecodeInstruction(decodeInstruction_8, fieldFromInstruction_8, decodeToMCInst_8, uint64_t)