Coverage Report

Created: 2025-11-16 06:38

next uncovered line (L), next uncovered region (R), next uncovered branch (B)
/src/capstonenext/arch/X86/X86InstPrinterCommon.c
Line
Count
Source
1
//===--- X86InstPrinterCommon.cpp - X86 assembly instruction printing -----===//
2
//
3
//                     The LLVM Compiler Infrastructure
4
//
5
// This file is distributed under the University of Illinois Open Source
6
// License. See LICENSE.TXT for details.
7
//
8
//===----------------------------------------------------------------------===//
9
//
10
// This file includes common code for rendering MCInst instances as Intel-style
11
// and Intel-style assembly.
12
//
13
//===----------------------------------------------------------------------===//
14
15
/* Capstone Disassembly Engine */
16
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2019 */
17
18
#ifdef _MSC_VER
19
// disable MSVC's warning on strncpy()
20
#pragma warning(disable : 4996)
21
// disable MSVC's warning on strncpy()
22
#pragma warning(disable : 28719)
23
#endif
24
25
#if !defined(CAPSTONE_HAS_OSXKERNEL)
26
#include <ctype.h>
27
#endif
28
#include <capstone/platform.h>
29
30
#if defined(CAPSTONE_HAS_OSXKERNEL)
31
#include <Availability.h>
32
#include <libkern/libkern.h>
33
#else
34
#include <stdio.h>
35
#include <stdlib.h>
36
#endif
37
38
#include <string.h>
39
40
#include "../../utils.h"
41
#include "../../MCInst.h"
42
#include "../../SStream.h"
43
44
#include "X86InstPrinterCommon.h"
45
#include "X86Mapping.h"
46
47
#ifndef CAPSTONE_X86_REDUCE
48
void printSSEAVXCC(MCInst *MI, unsigned Op, SStream *O)
49
24.3k
{
50
24.3k
  uint8_t Imm =
51
24.3k
    (uint8_t)(MCOperand_getImm(MCInst_getOperand(MI, Op)) & 0x1f);
52
24.3k
  switch (Imm) {
53
0
  default:
54
0
    break; //printf("Invalid avxcc argument!\n"); break;
55
10.0k
  case 0:
56
10.0k
    SStream_concat0(O, "eq");
57
10.0k
    op_addAvxCC(MI, X86_AVX_CC_EQ);
58
10.0k
    break;
59
1.78k
  case 1:
60
1.78k
    SStream_concat0(O, "lt");
61
1.78k
    op_addAvxCC(MI, X86_AVX_CC_LT);
62
1.78k
    break;
63
1.12k
  case 2:
64
1.12k
    SStream_concat0(O, "le");
65
1.12k
    op_addAvxCC(MI, X86_AVX_CC_LE);
66
1.12k
    break;
67
815
  case 3:
68
815
    SStream_concat0(O, "unord");
69
815
    op_addAvxCC(MI, X86_AVX_CC_UNORD);
70
815
    break;
71
721
  case 4:
72
721
    SStream_concat0(O, "neq");
73
721
    op_addAvxCC(MI, X86_AVX_CC_NEQ);
74
721
    break;
75
448
  case 5:
76
448
    SStream_concat0(O, "nlt");
77
448
    op_addAvxCC(MI, X86_AVX_CC_NLT);
78
448
    break;
79
463
  case 6:
80
463
    SStream_concat0(O, "nle");
81
463
    op_addAvxCC(MI, X86_AVX_CC_NLE);
82
463
    break;
83
423
  case 7:
84
423
    SStream_concat0(O, "ord");
85
423
    op_addAvxCC(MI, X86_AVX_CC_ORD);
86
423
    break;
87
408
  case 8:
88
408
    SStream_concat0(O, "eq_uq");
89
408
    op_addAvxCC(MI, X86_AVX_CC_EQ_UQ);
90
408
    break;
91
214
  case 9:
92
214
    SStream_concat0(O, "nge");
93
214
    op_addAvxCC(MI, X86_AVX_CC_NGE);
94
214
    break;
95
157
  case 0xa:
96
157
    SStream_concat0(O, "ngt");
97
157
    op_addAvxCC(MI, X86_AVX_CC_NGT);
98
157
    break;
99
272
  case 0xb:
100
272
    SStream_concat0(O, "false");
101
272
    op_addAvxCC(MI, X86_AVX_CC_FALSE);
102
272
    break;
103
213
  case 0xc:
104
213
    SStream_concat0(O, "neq_oq");
105
213
    op_addAvxCC(MI, X86_AVX_CC_NEQ_OQ);
106
213
    break;
107
356
  case 0xd:
108
356
    SStream_concat0(O, "ge");
109
356
    op_addAvxCC(MI, X86_AVX_CC_GE);
110
356
    break;
111
142
  case 0xe:
112
142
    SStream_concat0(O, "gt");
113
142
    op_addAvxCC(MI, X86_AVX_CC_GT);
114
142
    break;
115
260
  case 0xf:
116
260
    SStream_concat0(O, "true");
117
260
    op_addAvxCC(MI, X86_AVX_CC_TRUE);
118
260
    break;
119
569
  case 0x10:
120
569
    SStream_concat0(O, "eq_os");
121
569
    op_addAvxCC(MI, X86_AVX_CC_EQ_OS);
122
569
    break;
123
200
  case 0x11:
124
200
    SStream_concat0(O, "lt_oq");
125
200
    op_addAvxCC(MI, X86_AVX_CC_LT_OQ);
126
200
    break;
127
349
  case 0x12:
128
349
    SStream_concat0(O, "le_oq");
129
349
    op_addAvxCC(MI, X86_AVX_CC_LE_OQ);
130
349
    break;
131
242
  case 0x13:
132
242
    SStream_concat0(O, "unord_s");
133
242
    op_addAvxCC(MI, X86_AVX_CC_UNORD_S);
134
242
    break;
135
310
  case 0x14:
136
310
    SStream_concat0(O, "neq_us");
137
310
    op_addAvxCC(MI, X86_AVX_CC_NEQ_US);
138
310
    break;
139
881
  case 0x15:
140
881
    SStream_concat0(O, "nlt_uq");
141
881
    op_addAvxCC(MI, X86_AVX_CC_NLT_UQ);
142
881
    break;
143
154
  case 0x16:
144
154
    SStream_concat0(O, "nle_uq");
145
154
    op_addAvxCC(MI, X86_AVX_CC_NLE_UQ);
146
154
    break;
147
218
  case 0x17:
148
218
    SStream_concat0(O, "ord_s");
149
218
    op_addAvxCC(MI, X86_AVX_CC_ORD_S);
150
218
    break;
151
548
  case 0x18:
152
548
    SStream_concat0(O, "eq_us");
153
548
    op_addAvxCC(MI, X86_AVX_CC_EQ_US);
154
548
    break;
155
189
  case 0x19:
156
189
    SStream_concat0(O, "nge_uq");
157
189
    op_addAvxCC(MI, X86_AVX_CC_NGE_UQ);
158
189
    break;
159
257
  case 0x1a:
160
257
    SStream_concat0(O, "ngt_uq");
161
257
    op_addAvxCC(MI, X86_AVX_CC_NGT_UQ);
162
257
    break;
163
715
  case 0x1b:
164
715
    SStream_concat0(O, "false_os");
165
715
    op_addAvxCC(MI, X86_AVX_CC_FALSE_OS);
166
715
    break;
167
673
  case 0x1c:
168
673
    SStream_concat0(O, "neq_os");
169
673
    op_addAvxCC(MI, X86_AVX_CC_NEQ_OS);
170
673
    break;
171
567
  case 0x1d:
172
567
    SStream_concat0(O, "ge_oq");
173
567
    op_addAvxCC(MI, X86_AVX_CC_GE_OQ);
174
567
    break;
175
126
  case 0x1e:
176
126
    SStream_concat0(O, "gt_oq");
177
126
    op_addAvxCC(MI, X86_AVX_CC_GT_OQ);
178
126
    break;
179
548
  case 0x1f:
180
548
    SStream_concat0(O, "true_us");
181
548
    op_addAvxCC(MI, X86_AVX_CC_TRUE_US);
182
548
    break;
183
24.3k
  }
184
185
24.3k
  MI->popcode_adjust = Imm + 1;
186
24.3k
}
187
188
void printXOPCC(MCInst *MI, unsigned Op, SStream *O)
189
4.23k
{
190
4.23k
  int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op));
191
192
4.23k
  switch (Imm) {
193
0
  default: // llvm_unreachable("Invalid xopcc argument!");
194
999
  case 0:
195
999
    SStream_concat0(O, "lt");
196
999
    op_addXopCC(MI, X86_XOP_CC_LT);
197
999
    break;
198
492
  case 1:
199
492
    SStream_concat0(O, "le");
200
492
    op_addXopCC(MI, X86_XOP_CC_LE);
201
492
    break;
202
284
  case 2:
203
284
    SStream_concat0(O, "gt");
204
284
    op_addXopCC(MI, X86_XOP_CC_GT);
205
284
    break;
206
413
  case 3:
207
413
    SStream_concat0(O, "ge");
208
413
    op_addXopCC(MI, X86_XOP_CC_GE);
209
413
    break;
210
374
  case 4:
211
374
    SStream_concat0(O, "eq");
212
374
    op_addXopCC(MI, X86_XOP_CC_EQ);
213
374
    break;
214
197
  case 5:
215
197
    SStream_concat0(O, "neq");
216
197
    op_addXopCC(MI, X86_XOP_CC_NEQ);
217
197
    break;
218
1.23k
  case 6:
219
1.23k
    SStream_concat0(O, "false");
220
1.23k
    op_addXopCC(MI, X86_XOP_CC_FALSE);
221
1.23k
    break;
222
232
  case 7:
223
232
    SStream_concat0(O, "true");
224
232
    op_addXopCC(MI, X86_XOP_CC_TRUE);
225
232
    break;
226
4.23k
  }
227
4.23k
}
228
229
void printRoundingControl(MCInst *MI, unsigned Op, SStream *O)
230
5.42k
{
231
5.42k
  int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op)) & 0x3;
232
5.42k
  switch (Imm) {
233
2.21k
  case 0:
234
2.21k
    SStream_concat0(O, "{rn-sae}");
235
2.21k
    op_addAvxSae(MI);
236
2.21k
    op_addAvxRoundingMode(MI, X86_AVX_RM_RN);
237
2.21k
    break;
238
1.71k
  case 1:
239
1.71k
    SStream_concat0(O, "{rd-sae}");
240
1.71k
    op_addAvxSae(MI);
241
1.71k
    op_addAvxRoundingMode(MI, X86_AVX_RM_RD);
242
1.71k
    break;
243
821
  case 2:
244
821
    SStream_concat0(O, "{ru-sae}");
245
821
    op_addAvxSae(MI);
246
821
    op_addAvxRoundingMode(MI, X86_AVX_RM_RU);
247
821
    break;
248
685
  case 3:
249
685
    SStream_concat0(O, "{rz-sae}");
250
685
    op_addAvxSae(MI);
251
685
    op_addAvxRoundingMode(MI, X86_AVX_RM_RZ);
252
685
    break;
253
0
  default:
254
0
    break; // never reach
255
5.42k
  }
256
5.42k
}
257
#endif