Coverage Report

Created: 2026-03-13 06:50

next uncovered line (L), next uncovered region (R), next uncovered branch (B)
/src/capstonenext/arch/X86/X86InstPrinterCommon.c
Line
Count
Source
1
//===--- X86InstPrinterCommon.cpp - X86 assembly instruction printing -----===//
2
//
3
//                     The LLVM Compiler Infrastructure
4
//
5
// This file is distributed under the University of Illinois Open Source
6
// License. See LICENSE.TXT for details.
7
//
8
//===----------------------------------------------------------------------===//
9
//
10
// This file includes common code for rendering MCInst instances as Intel-style
11
// and Intel-style assembly.
12
//
13
//===----------------------------------------------------------------------===//
14
15
/* Capstone Disassembly Engine */
16
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2019 */
17
18
#ifdef _MSC_VER
19
// disable MSVC's warning on strncpy()
20
#pragma warning(disable : 4996)
21
// disable MSVC's warning on strncpy()
22
#pragma warning(disable : 28719)
23
#endif
24
25
#if !defined(CAPSTONE_HAS_OSXKERNEL)
26
#include <ctype.h>
27
#endif
28
#include <capstone/platform.h>
29
30
#if defined(CAPSTONE_HAS_OSXKERNEL)
31
#include <Availability.h>
32
#include <libkern/libkern.h>
33
#else
34
#include <stdio.h>
35
#include <stdlib.h>
36
#endif
37
38
#include <string.h>
39
40
#include "../../utils.h"
41
#include "../../MCInst.h"
42
#include "../../SStream.h"
43
44
#include "X86InstPrinterCommon.h"
45
#include "X86Mapping.h"
46
47
#ifndef CAPSTONE_X86_REDUCE
48
void printSSEAVXCC(MCInst *MI, unsigned Op, SStream *O)
49
18.1k
{
50
18.1k
  uint8_t Imm =
51
18.1k
    (uint8_t)(MCOperand_getImm(MCInst_getOperand(MI, Op)) & 0x1f);
52
18.1k
  switch (Imm) {
53
0
  default:
54
0
    break; //printf("Invalid avxcc argument!\n"); break;
55
6.96k
  case 0:
56
6.96k
    SStream_concat0(O, "eq");
57
6.96k
    op_addAvxCC(MI, X86_AVX_CC_EQ);
58
6.96k
    break;
59
1.95k
  case 1:
60
1.95k
    SStream_concat0(O, "lt");
61
1.95k
    op_addAvxCC(MI, X86_AVX_CC_LT);
62
1.95k
    break;
63
1.35k
  case 2:
64
1.35k
    SStream_concat0(O, "le");
65
1.35k
    op_addAvxCC(MI, X86_AVX_CC_LE);
66
1.35k
    break;
67
604
  case 3:
68
604
    SStream_concat0(O, "unord");
69
604
    op_addAvxCC(MI, X86_AVX_CC_UNORD);
70
604
    break;
71
172
  case 4:
72
172
    SStream_concat0(O, "neq");
73
172
    op_addAvxCC(MI, X86_AVX_CC_NEQ);
74
172
    break;
75
623
  case 5:
76
623
    SStream_concat0(O, "nlt");
77
623
    op_addAvxCC(MI, X86_AVX_CC_NLT);
78
623
    break;
79
380
  case 6:
80
380
    SStream_concat0(O, "nle");
81
380
    op_addAvxCC(MI, X86_AVX_CC_NLE);
82
380
    break;
83
406
  case 7:
84
406
    SStream_concat0(O, "ord");
85
406
    op_addAvxCC(MI, X86_AVX_CC_ORD);
86
406
    break;
87
287
  case 8:
88
287
    SStream_concat0(O, "eq_uq");
89
287
    op_addAvxCC(MI, X86_AVX_CC_EQ_UQ);
90
287
    break;
91
161
  case 9:
92
161
    SStream_concat0(O, "nge");
93
161
    op_addAvxCC(MI, X86_AVX_CC_NGE);
94
161
    break;
95
101
  case 0xa:
96
101
    SStream_concat0(O, "ngt");
97
101
    op_addAvxCC(MI, X86_AVX_CC_NGT);
98
101
    break;
99
609
  case 0xb:
100
609
    SStream_concat0(O, "false");
101
609
    op_addAvxCC(MI, X86_AVX_CC_FALSE);
102
609
    break;
103
201
  case 0xc:
104
201
    SStream_concat0(O, "neq_oq");
105
201
    op_addAvxCC(MI, X86_AVX_CC_NEQ_OQ);
106
201
    break;
107
166
  case 0xd:
108
166
    SStream_concat0(O, "ge");
109
166
    op_addAvxCC(MI, X86_AVX_CC_GE);
110
166
    break;
111
93
  case 0xe:
112
93
    SStream_concat0(O, "gt");
113
93
    op_addAvxCC(MI, X86_AVX_CC_GT);
114
93
    break;
115
262
  case 0xf:
116
262
    SStream_concat0(O, "true");
117
262
    op_addAvxCC(MI, X86_AVX_CC_TRUE);
118
262
    break;
119
814
  case 0x10:
120
814
    SStream_concat0(O, "eq_os");
121
814
    op_addAvxCC(MI, X86_AVX_CC_EQ_OS);
122
814
    break;
123
148
  case 0x11:
124
148
    SStream_concat0(O, "lt_oq");
125
148
    op_addAvxCC(MI, X86_AVX_CC_LT_OQ);
126
148
    break;
127
95
  case 0x12:
128
95
    SStream_concat0(O, "le_oq");
129
95
    op_addAvxCC(MI, X86_AVX_CC_LE_OQ);
130
95
    break;
131
121
  case 0x13:
132
121
    SStream_concat0(O, "unord_s");
133
121
    op_addAvxCC(MI, X86_AVX_CC_UNORD_S);
134
121
    break;
135
78
  case 0x14:
136
78
    SStream_concat0(O, "neq_us");
137
78
    op_addAvxCC(MI, X86_AVX_CC_NEQ_US);
138
78
    break;
139
333
  case 0x15:
140
333
    SStream_concat0(O, "nlt_uq");
141
333
    op_addAvxCC(MI, X86_AVX_CC_NLT_UQ);
142
333
    break;
143
310
  case 0x16:
144
310
    SStream_concat0(O, "nle_uq");
145
310
    op_addAvxCC(MI, X86_AVX_CC_NLE_UQ);
146
310
    break;
147
122
  case 0x17:
148
122
    SStream_concat0(O, "ord_s");
149
122
    op_addAvxCC(MI, X86_AVX_CC_ORD_S);
150
122
    break;
151
517
  case 0x18:
152
517
    SStream_concat0(O, "eq_us");
153
517
    op_addAvxCC(MI, X86_AVX_CC_EQ_US);
154
517
    break;
155
308
  case 0x19:
156
308
    SStream_concat0(O, "nge_uq");
157
308
    op_addAvxCC(MI, X86_AVX_CC_NGE_UQ);
158
308
    break;
159
295
  case 0x1a:
160
295
    SStream_concat0(O, "ngt_uq");
161
295
    op_addAvxCC(MI, X86_AVX_CC_NGT_UQ);
162
295
    break;
163
226
  case 0x1b:
164
226
    SStream_concat0(O, "false_os");
165
226
    op_addAvxCC(MI, X86_AVX_CC_FALSE_OS);
166
226
    break;
167
117
  case 0x1c:
168
117
    SStream_concat0(O, "neq_os");
169
117
    op_addAvxCC(MI, X86_AVX_CC_NEQ_OS);
170
117
    break;
171
114
  case 0x1d:
172
114
    SStream_concat0(O, "ge_oq");
173
114
    op_addAvxCC(MI, X86_AVX_CC_GE_OQ);
174
114
    break;
175
164
  case 0x1e:
176
164
    SStream_concat0(O, "gt_oq");
177
164
    op_addAvxCC(MI, X86_AVX_CC_GT_OQ);
178
164
    break;
179
69
  case 0x1f:
180
69
    SStream_concat0(O, "true_us");
181
69
    op_addAvxCC(MI, X86_AVX_CC_TRUE_US);
182
69
    break;
183
18.1k
  }
184
185
18.1k
  MI->popcode_adjust = Imm + 1;
186
18.1k
}
187
188
void printXOPCC(MCInst *MI, unsigned Op, SStream *O)
189
4.67k
{
190
4.67k
  int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op));
191
192
4.67k
  switch (Imm) {
193
0
  default: // llvm_unreachable("Invalid xopcc argument!");
194
740
  case 0:
195
740
    SStream_concat0(O, "lt");
196
740
    op_addXopCC(MI, X86_XOP_CC_LT);
197
740
    break;
198
208
  case 1:
199
208
    SStream_concat0(O, "le");
200
208
    op_addXopCC(MI, X86_XOP_CC_LE);
201
208
    break;
202
463
  case 2:
203
463
    SStream_concat0(O, "gt");
204
463
    op_addXopCC(MI, X86_XOP_CC_GT);
205
463
    break;
206
445
  case 3:
207
445
    SStream_concat0(O, "ge");
208
445
    op_addXopCC(MI, X86_XOP_CC_GE);
209
445
    break;
210
638
  case 4:
211
638
    SStream_concat0(O, "eq");
212
638
    op_addXopCC(MI, X86_XOP_CC_EQ);
213
638
    break;
214
343
  case 5:
215
343
    SStream_concat0(O, "neq");
216
343
    op_addXopCC(MI, X86_XOP_CC_NEQ);
217
343
    break;
218
1.11k
  case 6:
219
1.11k
    SStream_concat0(O, "false");
220
1.11k
    op_addXopCC(MI, X86_XOP_CC_FALSE);
221
1.11k
    break;
222
727
  case 7:
223
727
    SStream_concat0(O, "true");
224
727
    op_addXopCC(MI, X86_XOP_CC_TRUE);
225
727
    break;
226
4.67k
  }
227
4.67k
}
228
229
void printRoundingControl(MCInst *MI, unsigned Op, SStream *O)
230
3.90k
{
231
3.90k
  int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op)) & 0x3;
232
3.90k
  switch (Imm) {
233
1.41k
  case 0:
234
1.41k
    SStream_concat0(O, "{rn-sae}");
235
1.41k
    op_addAvxSae(MI);
236
1.41k
    op_addAvxRoundingMode(MI, X86_AVX_RM_RN);
237
1.41k
    break;
238
611
  case 1:
239
611
    SStream_concat0(O, "{rd-sae}");
240
611
    op_addAvxSae(MI);
241
611
    op_addAvxRoundingMode(MI, X86_AVX_RM_RD);
242
611
    break;
243
858
  case 2:
244
858
    SStream_concat0(O, "{ru-sae}");
245
858
    op_addAvxSae(MI);
246
858
    op_addAvxRoundingMode(MI, X86_AVX_RM_RU);
247
858
    break;
248
1.01k
  case 3:
249
1.01k
    SStream_concat0(O, "{rz-sae}");
250
1.01k
    op_addAvxSae(MI);
251
1.01k
    op_addAvxRoundingMode(MI, X86_AVX_RM_RZ);
252
1.01k
    break;
253
0
  default:
254
0
    break; // never reach
255
3.90k
  }
256
3.90k
}
257
#endif