Coverage Report

Created: 2026-05-30 06:22

next uncovered line (L), next uncovered region (R), next uncovered branch (B)
/src/capstonenext/arch/X86/X86InstPrinterCommon.c
Line
Count
Source
1
//===--- X86InstPrinterCommon.cpp - X86 assembly instruction printing -----===//
2
//
3
//                     The LLVM Compiler Infrastructure
4
//
5
// This file is distributed under the University of Illinois Open Source
6
// License. See LICENSE.TXT for details.
7
//
8
//===----------------------------------------------------------------------===//
9
//
10
// This file includes common code for rendering MCInst instances as Intel-style
11
// and Intel-style assembly.
12
//
13
//===----------------------------------------------------------------------===//
14
15
/* Capstone Disassembly Engine */
16
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2019 */
17
18
#ifdef _MSC_VER
19
// disable MSVC's warning on strncpy()
20
#pragma warning(disable : 4996)
21
// disable MSVC's warning on strncpy()
22
#pragma warning(disable : 28719)
23
#endif
24
25
#if !defined(CAPSTONE_HAS_OSXKERNEL)
26
#include <ctype.h>
27
#endif
28
#include <capstone/platform.h>
29
30
#if defined(CAPSTONE_HAS_OSXKERNEL)
31
#include <Availability.h>
32
#include <libkern/libkern.h>
33
#else
34
#include <stdio.h>
35
#include <stdlib.h>
36
#endif
37
38
#include <string.h>
39
40
#include "../../utils.h"
41
#include "../../MCInst.h"
42
#include "../../SStream.h"
43
44
#include "X86InstPrinterCommon.h"
45
#include "X86Mapping.h"
46
47
#ifndef CAPSTONE_X86_REDUCE
48
void printSSEAVXCC(MCInst *MI, unsigned Op, SStream *O)
49
19.0k
{
50
19.0k
  uint8_t Imm =
51
19.0k
    (uint8_t)(MCOperand_getImm(MCInst_getOperand(MI, Op)) & 0x1f);
52
19.0k
  switch (Imm) {
53
0
  default:
54
0
    break; //printf("Invalid avxcc argument!\n"); break;
55
5.84k
  case 0:
56
5.84k
    SStream_concat0(O, "eq");
57
5.84k
    op_addAvxCC(MI, X86_AVX_CC_EQ);
58
5.84k
    break;
59
1.77k
  case 1:
60
1.77k
    SStream_concat0(O, "lt");
61
1.77k
    op_addAvxCC(MI, X86_AVX_CC_LT);
62
1.77k
    break;
63
1.62k
  case 2:
64
1.62k
    SStream_concat0(O, "le");
65
1.62k
    op_addAvxCC(MI, X86_AVX_CC_LE);
66
1.62k
    break;
67
734
  case 3:
68
734
    SStream_concat0(O, "unord");
69
734
    op_addAvxCC(MI, X86_AVX_CC_UNORD);
70
734
    break;
71
685
  case 4:
72
685
    SStream_concat0(O, "neq");
73
685
    op_addAvxCC(MI, X86_AVX_CC_NEQ);
74
685
    break;
75
645
  case 5:
76
645
    SStream_concat0(O, "nlt");
77
645
    op_addAvxCC(MI, X86_AVX_CC_NLT);
78
645
    break;
79
258
  case 6:
80
258
    SStream_concat0(O, "nle");
81
258
    op_addAvxCC(MI, X86_AVX_CC_NLE);
82
258
    break;
83
249
  case 7:
84
249
    SStream_concat0(O, "ord");
85
249
    op_addAvxCC(MI, X86_AVX_CC_ORD);
86
249
    break;
87
565
  case 8:
88
565
    SStream_concat0(O, "eq_uq");
89
565
    op_addAvxCC(MI, X86_AVX_CC_EQ_UQ);
90
565
    break;
91
486
  case 9:
92
486
    SStream_concat0(O, "nge");
93
486
    op_addAvxCC(MI, X86_AVX_CC_NGE);
94
486
    break;
95
134
  case 0xa:
96
134
    SStream_concat0(O, "ngt");
97
134
    op_addAvxCC(MI, X86_AVX_CC_NGT);
98
134
    break;
99
862
  case 0xb:
100
862
    SStream_concat0(O, "false");
101
862
    op_addAvxCC(MI, X86_AVX_CC_FALSE);
102
862
    break;
103
246
  case 0xc:
104
246
    SStream_concat0(O, "neq_oq");
105
246
    op_addAvxCC(MI, X86_AVX_CC_NEQ_OQ);
106
246
    break;
107
285
  case 0xd:
108
285
    SStream_concat0(O, "ge");
109
285
    op_addAvxCC(MI, X86_AVX_CC_GE);
110
285
    break;
111
163
  case 0xe:
112
163
    SStream_concat0(O, "gt");
113
163
    op_addAvxCC(MI, X86_AVX_CC_GT);
114
163
    break;
115
367
  case 0xf:
116
367
    SStream_concat0(O, "true");
117
367
    op_addAvxCC(MI, X86_AVX_CC_TRUE);
118
367
    break;
119
278
  case 0x10:
120
278
    SStream_concat0(O, "eq_os");
121
278
    op_addAvxCC(MI, X86_AVX_CC_EQ_OS);
122
278
    break;
123
400
  case 0x11:
124
400
    SStream_concat0(O, "lt_oq");
125
400
    op_addAvxCC(MI, X86_AVX_CC_LT_OQ);
126
400
    break;
127
143
  case 0x12:
128
143
    SStream_concat0(O, "le_oq");
129
143
    op_addAvxCC(MI, X86_AVX_CC_LE_OQ);
130
143
    break;
131
36
  case 0x13:
132
36
    SStream_concat0(O, "unord_s");
133
36
    op_addAvxCC(MI, X86_AVX_CC_UNORD_S);
134
36
    break;
135
542
  case 0x14:
136
542
    SStream_concat0(O, "neq_us");
137
542
    op_addAvxCC(MI, X86_AVX_CC_NEQ_US);
138
542
    break;
139
805
  case 0x15:
140
805
    SStream_concat0(O, "nlt_uq");
141
805
    op_addAvxCC(MI, X86_AVX_CC_NLT_UQ);
142
805
    break;
143
271
  case 0x16:
144
271
    SStream_concat0(O, "nle_uq");
145
271
    op_addAvxCC(MI, X86_AVX_CC_NLE_UQ);
146
271
    break;
147
199
  case 0x17:
148
199
    SStream_concat0(O, "ord_s");
149
199
    op_addAvxCC(MI, X86_AVX_CC_ORD_S);
150
199
    break;
151
197
  case 0x18:
152
197
    SStream_concat0(O, "eq_us");
153
197
    op_addAvxCC(MI, X86_AVX_CC_EQ_US);
154
197
    break;
155
229
  case 0x19:
156
229
    SStream_concat0(O, "nge_uq");
157
229
    op_addAvxCC(MI, X86_AVX_CC_NGE_UQ);
158
229
    break;
159
187
  case 0x1a:
160
187
    SStream_concat0(O, "ngt_uq");
161
187
    op_addAvxCC(MI, X86_AVX_CC_NGT_UQ);
162
187
    break;
163
137
  case 0x1b:
164
137
    SStream_concat0(O, "false_os");
165
137
    op_addAvxCC(MI, X86_AVX_CC_FALSE_OS);
166
137
    break;
167
209
  case 0x1c:
168
209
    SStream_concat0(O, "neq_os");
169
209
    op_addAvxCC(MI, X86_AVX_CC_NEQ_OS);
170
209
    break;
171
161
  case 0x1d:
172
161
    SStream_concat0(O, "ge_oq");
173
161
    op_addAvxCC(MI, X86_AVX_CC_GE_OQ);
174
161
    break;
175
186
  case 0x1e:
176
186
    SStream_concat0(O, "gt_oq");
177
186
    op_addAvxCC(MI, X86_AVX_CC_GT_OQ);
178
186
    break;
179
107
  case 0x1f:
180
107
    SStream_concat0(O, "true_us");
181
107
    op_addAvxCC(MI, X86_AVX_CC_TRUE_US);
182
107
    break;
183
19.0k
  }
184
185
19.0k
  MI->popcode_adjust = Imm + 1;
186
19.0k
}
187
188
void printXOPCC(MCInst *MI, unsigned Op, SStream *O)
189
4.01k
{
190
4.01k
  int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op));
191
192
4.01k
  switch (Imm) {
193
0
  default: // llvm_unreachable("Invalid xopcc argument!");
194
937
  case 0:
195
937
    SStream_concat0(O, "lt");
196
937
    op_addXopCC(MI, X86_XOP_CC_LT);
197
937
    break;
198
456
  case 1:
199
456
    SStream_concat0(O, "le");
200
456
    op_addXopCC(MI, X86_XOP_CC_LE);
201
456
    break;
202
970
  case 2:
203
970
    SStream_concat0(O, "gt");
204
970
    op_addXopCC(MI, X86_XOP_CC_GT);
205
970
    break;
206
498
  case 3:
207
498
    SStream_concat0(O, "ge");
208
498
    op_addXopCC(MI, X86_XOP_CC_GE);
209
498
    break;
210
289
  case 4:
211
289
    SStream_concat0(O, "eq");
212
289
    op_addXopCC(MI, X86_XOP_CC_EQ);
213
289
    break;
214
279
  case 5:
215
279
    SStream_concat0(O, "neq");
216
279
    op_addXopCC(MI, X86_XOP_CC_NEQ);
217
279
    break;
218
273
  case 6:
219
273
    SStream_concat0(O, "false");
220
273
    op_addXopCC(MI, X86_XOP_CC_FALSE);
221
273
    break;
222
317
  case 7:
223
317
    SStream_concat0(O, "true");
224
317
    op_addXopCC(MI, X86_XOP_CC_TRUE);
225
317
    break;
226
4.01k
  }
227
4.01k
}
228
229
void printRoundingControl(MCInst *MI, unsigned Op, SStream *O)
230
5.21k
{
231
5.21k
  int64_t Imm = MCOperand_getImm(MCInst_getOperand(MI, Op)) & 0x3;
232
5.21k
  switch (Imm) {
233
1.70k
  case 0:
234
1.70k
    SStream_concat0(O, "{rn-sae}");
235
1.70k
    op_addAvxSae(MI);
236
1.70k
    op_addAvxRoundingMode(MI, X86_AVX_RM_RN);
237
1.70k
    break;
238
874
  case 1:
239
874
    SStream_concat0(O, "{rd-sae}");
240
874
    op_addAvxSae(MI);
241
874
    op_addAvxRoundingMode(MI, X86_AVX_RM_RD);
242
874
    break;
243
1.40k
  case 2:
244
1.40k
    SStream_concat0(O, "{ru-sae}");
245
1.40k
    op_addAvxSae(MI);
246
1.40k
    op_addAvxRoundingMode(MI, X86_AVX_RM_RU);
247
1.40k
    break;
248
1.23k
  case 3:
249
1.23k
    SStream_concat0(O, "{rz-sae}");
250
1.23k
    op_addAvxSae(MI);
251
1.23k
    op_addAvxRoundingMode(MI, X86_AVX_RM_RZ);
252
1.23k
    break;
253
0
  default:
254
0
    break; // never reach
255
5.21k
  }
256
5.21k
}
257
#endif