/src/connectedhomeip/zzz_generated/app-common/clusters/ClosureDimension/Attributes.h
Line | Count | Source (jump to first uncovered line) |
1 | | /* |
2 | | * |
3 | | * Copyright (c) 2022 Project CHIP Authors |
4 | | * |
5 | | * Licensed under the Apache License, Version 2.0 (the "License"); |
6 | | * you may not use this file except in compliance with the License. |
7 | | * You may obtain a copy of the License at |
8 | | * |
9 | | * http://www.apache.org/licenses/LICENSE-2.0 |
10 | | * |
11 | | * Unless required by applicable law or agreed to in writing, software |
12 | | * distributed under the License is distributed on an "AS IS" BASIS, |
13 | | * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. |
14 | | * See the License for the specific language governing permissions and |
15 | | * limitations under the License. |
16 | | */ |
17 | | |
18 | | // THIS FILE IS GENERATED BY ZAP |
19 | | // This file is generated from clusters-Attributes.h.zapt |
20 | | |
21 | | #pragma once |
22 | | |
23 | | #include <app/ConcreteAttributePath.h> |
24 | | #include <app/data-model/DecodableList.h> |
25 | | #include <app/data-model/List.h> |
26 | | #include <app/data-model/Nullable.h> |
27 | | #include <app/util/basic-types.h> |
28 | | #include <lib/core/TLV.h> |
29 | | #include <lib/support/BitMask.h> |
30 | | |
31 | | #include <clusters/shared/Attributes.h> |
32 | | #include <clusters/shared/Enums.h> |
33 | | #include <clusters/shared/Structs.h> |
34 | | |
35 | | #include <clusters/ClosureDimension/AttributeIds.h> |
36 | | #include <clusters/ClosureDimension/ClusterId.h> |
37 | | #include <clusters/ClosureDimension/Enums.h> |
38 | | #include <clusters/ClosureDimension/Structs.h> |
39 | | |
40 | | namespace chip { |
41 | | namespace app { |
42 | | namespace Clusters { |
43 | | namespace ClosureDimension { |
44 | | namespace Attributes { |
45 | | |
46 | | namespace CurrentState { |
47 | | struct TypeInfo |
48 | | { |
49 | | using Type = chip::app::DataModel::Nullable<chip::app::Clusters::ClosureDimension::Structs::DimensionStateStruct::Type>; |
50 | | using DecodableType = |
51 | | chip::app::DataModel::Nullable<chip::app::Clusters::ClosureDimension::Structs::DimensionStateStruct::DecodableType>; |
52 | | using DecodableArgType = |
53 | | const chip::app::DataModel::Nullable<chip::app::Clusters::ClosureDimension::Structs::DimensionStateStruct::DecodableType> &; |
54 | | |
55 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
56 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::CurrentState::Id; } |
57 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
58 | | }; |
59 | | } // namespace CurrentState |
60 | | namespace TargetState { |
61 | | struct TypeInfo |
62 | | { |
63 | | using Type = chip::app::DataModel::Nullable<chip::app::Clusters::ClosureDimension::Structs::DimensionStateStruct::Type>; |
64 | | using DecodableType = |
65 | | chip::app::DataModel::Nullable<chip::app::Clusters::ClosureDimension::Structs::DimensionStateStruct::DecodableType>; |
66 | | using DecodableArgType = |
67 | | const chip::app::DataModel::Nullable<chip::app::Clusters::ClosureDimension::Structs::DimensionStateStruct::DecodableType> &; |
68 | | |
69 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
70 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::TargetState::Id; } |
71 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
72 | | }; |
73 | | } // namespace TargetState |
74 | | namespace Resolution { |
75 | | struct TypeInfo |
76 | | { |
77 | | using Type = chip::Percent100ths; |
78 | | using DecodableType = chip::Percent100ths; |
79 | | using DecodableArgType = chip::Percent100ths; |
80 | | |
81 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
82 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::Resolution::Id; } |
83 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
84 | | }; |
85 | | } // namespace Resolution |
86 | | namespace StepValue { |
87 | | struct TypeInfo |
88 | | { |
89 | | using Type = chip::Percent100ths; |
90 | | using DecodableType = chip::Percent100ths; |
91 | | using DecodableArgType = chip::Percent100ths; |
92 | | |
93 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
94 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::StepValue::Id; } |
95 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
96 | | }; |
97 | | } // namespace StepValue |
98 | | namespace Unit { |
99 | | struct TypeInfo |
100 | | { |
101 | | using Type = chip::app::Clusters::ClosureDimension::ClosureUnitEnum; |
102 | | using DecodableType = chip::app::Clusters::ClosureDimension::ClosureUnitEnum; |
103 | | using DecodableArgType = chip::app::Clusters::ClosureDimension::ClosureUnitEnum; |
104 | | |
105 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
106 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::Unit::Id; } |
107 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
108 | | }; |
109 | | } // namespace Unit |
110 | | namespace UnitRange { |
111 | | struct TypeInfo |
112 | | { |
113 | | using Type = chip::app::DataModel::Nullable<chip::app::Clusters::ClosureDimension::Structs::UnitRangeStruct::Type>; |
114 | | using DecodableType = |
115 | | chip::app::DataModel::Nullable<chip::app::Clusters::ClosureDimension::Structs::UnitRangeStruct::DecodableType>; |
116 | | using DecodableArgType = |
117 | | const chip::app::DataModel::Nullable<chip::app::Clusters::ClosureDimension::Structs::UnitRangeStruct::DecodableType> &; |
118 | | |
119 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
120 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::UnitRange::Id; } |
121 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
122 | | }; |
123 | | } // namespace UnitRange |
124 | | namespace LimitRange { |
125 | | struct TypeInfo |
126 | | { |
127 | | using Type = chip::app::Clusters::ClosureDimension::Structs::RangePercent100thsStruct::Type; |
128 | | using DecodableType = chip::app::Clusters::ClosureDimension::Structs::RangePercent100thsStruct::DecodableType; |
129 | | using DecodableArgType = const chip::app::Clusters::ClosureDimension::Structs::RangePercent100thsStruct::DecodableType &; |
130 | | |
131 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
132 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::LimitRange::Id; } |
133 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
134 | | }; |
135 | | } // namespace LimitRange |
136 | | namespace TranslationDirection { |
137 | | struct TypeInfo |
138 | | { |
139 | | using Type = chip::app::Clusters::ClosureDimension::TranslationDirectionEnum; |
140 | | using DecodableType = chip::app::Clusters::ClosureDimension::TranslationDirectionEnum; |
141 | | using DecodableArgType = chip::app::Clusters::ClosureDimension::TranslationDirectionEnum; |
142 | | |
143 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
144 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::TranslationDirection::Id; } |
145 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
146 | | }; |
147 | | } // namespace TranslationDirection |
148 | | namespace RotationAxis { |
149 | | struct TypeInfo |
150 | | { |
151 | | using Type = chip::app::Clusters::ClosureDimension::RotationAxisEnum; |
152 | | using DecodableType = chip::app::Clusters::ClosureDimension::RotationAxisEnum; |
153 | | using DecodableArgType = chip::app::Clusters::ClosureDimension::RotationAxisEnum; |
154 | | |
155 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
156 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::RotationAxis::Id; } |
157 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
158 | | }; |
159 | | } // namespace RotationAxis |
160 | | namespace Overflow { |
161 | | struct TypeInfo |
162 | | { |
163 | | using Type = chip::app::Clusters::ClosureDimension::OverflowEnum; |
164 | | using DecodableType = chip::app::Clusters::ClosureDimension::OverflowEnum; |
165 | | using DecodableArgType = chip::app::Clusters::ClosureDimension::OverflowEnum; |
166 | | |
167 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
168 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::Overflow::Id; } |
169 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
170 | | }; |
171 | | } // namespace Overflow |
172 | | namespace ModulationType { |
173 | | struct TypeInfo |
174 | | { |
175 | | using Type = chip::app::Clusters::ClosureDimension::ModulationTypeEnum; |
176 | | using DecodableType = chip::app::Clusters::ClosureDimension::ModulationTypeEnum; |
177 | | using DecodableArgType = chip::app::Clusters::ClosureDimension::ModulationTypeEnum; |
178 | | |
179 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
180 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::ModulationType::Id; } |
181 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
182 | | }; |
183 | | } // namespace ModulationType |
184 | | namespace LatchControlModes { |
185 | | struct TypeInfo |
186 | | { |
187 | | using Type = chip::BitMask<chip::app::Clusters::ClosureDimension::LatchControlModesBitmap>; |
188 | | using DecodableType = chip::BitMask<chip::app::Clusters::ClosureDimension::LatchControlModesBitmap>; |
189 | | using DecodableArgType = chip::BitMask<chip::app::Clusters::ClosureDimension::LatchControlModesBitmap>; |
190 | | |
191 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
192 | 0 | static constexpr AttributeId GetAttributeId() { return Attributes::LatchControlModes::Id; } |
193 | 0 | static constexpr bool MustUseTimedWrite() { return false; } |
194 | | }; |
195 | | } // namespace LatchControlModes |
196 | | namespace GeneratedCommandList { |
197 | | struct TypeInfo : public Clusters::Globals::Attributes::GeneratedCommandList::TypeInfo |
198 | | { |
199 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
200 | | }; |
201 | | } // namespace GeneratedCommandList |
202 | | namespace AcceptedCommandList { |
203 | | struct TypeInfo : public Clusters::Globals::Attributes::AcceptedCommandList::TypeInfo |
204 | | { |
205 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
206 | | }; |
207 | | } // namespace AcceptedCommandList |
208 | | namespace AttributeList { |
209 | | struct TypeInfo : public Clusters::Globals::Attributes::AttributeList::TypeInfo |
210 | | { |
211 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
212 | | }; |
213 | | } // namespace AttributeList |
214 | | namespace FeatureMap { |
215 | | struct TypeInfo : public Clusters::Globals::Attributes::FeatureMap::TypeInfo |
216 | | { |
217 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
218 | | }; |
219 | | } // namespace FeatureMap |
220 | | namespace ClusterRevision { |
221 | | struct TypeInfo : public Clusters::Globals::Attributes::ClusterRevision::TypeInfo |
222 | | { |
223 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
224 | | }; |
225 | | } // namespace ClusterRevision |
226 | | |
227 | | struct TypeInfo |
228 | | { |
229 | | struct DecodableType |
230 | | { |
231 | 0 | static constexpr ClusterId GetClusterId() { return Clusters::ClosureDimension::Id; } |
232 | | |
233 | | CHIP_ERROR Decode(TLV::TLVReader & reader, const ConcreteAttributePath & path); |
234 | | |
235 | | Attributes::CurrentState::TypeInfo::DecodableType currentState; |
236 | | Attributes::TargetState::TypeInfo::DecodableType targetState; |
237 | | Attributes::Resolution::TypeInfo::DecodableType resolution = static_cast<chip::Percent100ths>(0); |
238 | | Attributes::StepValue::TypeInfo::DecodableType stepValue = static_cast<chip::Percent100ths>(0); |
239 | | Attributes::Unit::TypeInfo::DecodableType unit = static_cast<chip::app::Clusters::ClosureDimension::ClosureUnitEnum>(0); |
240 | | Attributes::UnitRange::TypeInfo::DecodableType unitRange; |
241 | | Attributes::LimitRange::TypeInfo::DecodableType limitRange; |
242 | | Attributes::TranslationDirection::TypeInfo::DecodableType translationDirection = |
243 | | static_cast<chip::app::Clusters::ClosureDimension::TranslationDirectionEnum>(0); |
244 | | Attributes::RotationAxis::TypeInfo::DecodableType rotationAxis = |
245 | | static_cast<chip::app::Clusters::ClosureDimension::RotationAxisEnum>(0); |
246 | | Attributes::Overflow::TypeInfo::DecodableType overflow = |
247 | | static_cast<chip::app::Clusters::ClosureDimension::OverflowEnum>(0); |
248 | | Attributes::ModulationType::TypeInfo::DecodableType modulationType = |
249 | | static_cast<chip::app::Clusters::ClosureDimension::ModulationTypeEnum>(0); |
250 | | Attributes::LatchControlModes::TypeInfo::DecodableType latchControlModes = |
251 | | static_cast<chip::BitMask<chip::app::Clusters::ClosureDimension::LatchControlModesBitmap>>(0); |
252 | | Attributes::GeneratedCommandList::TypeInfo::DecodableType generatedCommandList; |
253 | | Attributes::AcceptedCommandList::TypeInfo::DecodableType acceptedCommandList; |
254 | | Attributes::AttributeList::TypeInfo::DecodableType attributeList; |
255 | | Attributes::FeatureMap::TypeInfo::DecodableType featureMap = static_cast<uint32_t>(0); |
256 | | Attributes::ClusterRevision::TypeInfo::DecodableType clusterRevision = static_cast<uint16_t>(0); |
257 | | }; |
258 | | }; |
259 | | } // namespace Attributes |
260 | | } // namespace ClosureDimension |
261 | | } // namespace Clusters |
262 | | } // namespace app |
263 | | } // namespace chip |