







Measurement and Metrology challenges in 3D Heterogeneous Integrated Circuits


John Gaskins, CEO and co-founder, Laser Thermal




Thermal Characterization from the Package to Transistor Level



Thermal Characterization from the Package to Transistor Level



NTM




FASTR




TOPS

Bulk






What is a 3D Heterogeneous Integrated Circuit (3D HIC)?




Challenges introduced by 3D HIC




- High-Power Densities
- Restricted Heat Dissipation Pathways
- Thermal Crosstalk
- More Interfaces = More Resistance
- Integration Challenges with Advanced Cooling Solutions – Air Cooling insufficient
- Thermal Cycling Reliability Issues

Existing Metrology Issues in HBM/3D HIC





How do we “see” sub-surface defects and hot-spots?




How do we assess the quality of next gen bonding and joining techniques?

Understanding properties as they are integrated





Thermal standards do not exist at almost any scale, let alone small scales!



New materials for new device architectures must be measured!

<https://techplanet.today/post/what-is-gate-all-around-cpu>



John Gaskins, CEO
john@laserthermal.com