Week -7

- 1) For a 2-NOR (2 input NOR gate), what is the footprint of the gate designed to match 2:1 inverter rising and falling resistances? [HINT Use Stick diagram]
 - a) 42 λ × 12 λ
 b) 48 λ × 24 λ
 c) 52 λ × 24 λ
 d) 48 λ × 12 λ
 e) 48 λ × 36 λ
 f) 48 λ × 56 λ
 - $1) = 40 \times 30 \times 10$
 - g) 56 Λ × 48 Λ
- 2) Which of the following stick diagram represents the circuit diagram.



3) The stick diagram represents a



- d) Two cascaded pass transistors
- e) Tristate Inverter

f) Transmission gate with A=enable, B=enable', X, Y as IN and OUT interchangeably

- g) Cascaded Inverters
- h) Common Stage amplifier
- 4) The given stick diagram below functionally behaves as



5) Considering π model for the interconnect, the delay from A to B is



6) Die of 20 mm ×20 mm running at 4GHz in 65 nm process with pitch of 250 nm. Half of the available wire tracks are used. Wire activity factor $\alpha = 0.2$, Cw = 0.3pF/mm. What is the total interconnect capacitance? Also, find the switching power.(Assume Vdd = 1V)

a) 160nF, 230W
b) 280nF, 480W
c) 360nF, 800W
d) 330nF, 560W
e) 240nF, 192W

f) 220nF, 180W g) 210nF, 150W h) 136nF, 55W

- 7) In a compact layout for a 3-input NAND gate with P:N sizes as 2:3, what is the parasitic capacitance seen at the output node? Also, find its falling contamination delay.
 - a) 2C, 2RC
 - b) 3C, 3RC
 - c) 5C, 5RC
 - d) 15C, 15RC
 - e) 12C, 12RC
 - f) 6C, 6RC
 - g) 7C, 7RC
 - h) 9C, 9RC
 - 8) To For a 2-NAND (2 input NAND gate), what is the footprint of the gate designed to match 2:1 inverter rising and falling resistances? [HINT Use Stick diagram]
 - a) 42 K × 12 K
 - b) 54 K × 24 K

 - d) 52 $harphi \times 24 harphi$
 - e) $48 \text{ } \text{k} \times 48 \text{ } \text{k}$
 - f) 24 K × 56 K
 - g) 56 K × 48 K
 - h) $50 \ \text{k} \times 40 \ \text{k}$
 - 9) As In a compact layout for a 3-input NOR gate with P:N sizes as 6:1, what is the parasitic capacitance seen at the output node ? Also, what is its falling contamination delay?
 - a) 1C, 1RC
 - b) 6C, 6RC
 - c) 7C, 7RC
 - d) 18C, 18RC
 - e) 3C, 3RC
 - f) 21C, 21RC
 - g) 8C, 8RC/3
 - h) 9C, 9RC
 - 10) Hypothetically, if the length of the interconnect is doubled, the width of the interconnect is tripled and the thickness of the interconnect is halved, the resistance R and the sheet resistance R□ become
 - a) 4R/3 and R□/2
 b) 3R/4 and R□/2
 c) 3R/4 and 2R□
 d) 4R/3 and R□
 e) 2R and 4R□/3
 f) 4R/3 and 2R□

g) 5R/3 and R \square h) 5R/3 and R \square /3

Solution:

1) c) $52\lambda x 24\lambda$ Width = 5 x 8λ + 3 x 4λ Length = 3 x 8λ

2) a) (i)

The corresponding circuits are:



3) f) Transmission gate with A=enable, B=enable', X, Y as IN and OUT interchangeably



4) h) Inverter



So, the circuit essentially behaves as an inverter.

5) c) 8RC + 6RC/w



3

3

3

=3C+2C+2C

=7C

Applying the elmore delay model, we get

 $tpd = \frac{R}{w} \ge (3wC + C) + (\frac{R}{w} + R) \ge 5C = 3RC + \frac{RC}{w} + \frac{5RC}{w} + 5RC = 8RC + 6RC/w$

6) e) 240nF, 192W

Number of wires = $20 \text{mm}/250 \text{nm} = 80 \times 10^3$ Half of the wire tracks are used = N = 80000/2 = 40000 $C_{\text{wire}} = 40000 \times 0.3 \times 20 = 240 \text{nF}$

 $Evdd = \alpha C_{wire}Vdd^2 = 48nJ$ Power = Evdd x freq = 48nJ x 4GHz = 192W

7) g) 7C, 7RC





- 8) c) $24\lambda \times 48\lambda$ Width = 5 x $8\lambda + 4\lambda + 4\lambda$ Length = 3 x 8λ
- 9) g) 8C, 8RC/3





10) **f**) 4**R**/3 and 2**R**□

 $R_{\Box} = \rho/t$. If *t* is halved, $R_{\Box_{new}} = 2 R_{\Box}$. Now, $R_{new} = R_{\Box_{new}} \times l_{new}/w_{new} = 2 R_{\Box} \times 2l/3w = 4R/3$