

FOURTH EDITION

An Introduction to

**DIGITAL
COMPUTER
DESIGN**

V. Rajaraman • T. Radhakrishnan



CONTENTS

Preface

vii

PART I DIGITAL TECHNIQUES AND DESIGN

1. Data Representation	3-23
1.1 Introduction	3
1.2 Numbering Systems	5
1.3 Decimal to Binary Conversion	7
1.4 Binary Coded Decimal Numbers	11
1.5 Hamming Code for Error Correction	17
1.6 Alphanumeric Codes	20
2. Arithmetic Operations	24-59
2.1 Binary Addition	24
2.2 Binary Subtraction	25
2.3 Complement Representation of Numbers	27
2.4 Addition/Subtraction of Numbers in 1's Complement Notation	28
2.5 Addition/Subtraction of Numbers in 2's Complement Notation	30
2.6 Binary Multiplication	31
2.7 Multiplication of Signed Numbers	34
2.8 Binary Division	38
2.9 Arithmetic with Binary Coded Decimal Numbers	42
2.10 Floating Point Representation of Numbers	45
2.11 Floating Point Addition/Subtraction	55
3. An Algebra for Digital Systems	60-94
3.1 An Example	60
3.2 Postulates of Boolean Algebra	61
3.3 Basic Theorems of Boolean Algebra	62
3.4 Boolean Functions and Truth Tables	67
3.5 Canonical Forms for Boolean Functions	68
3.6 Logic Gates	72
3.7 Simplifying Boolean Expressions	76
3.8 Veitch-Karnaugh Map Method	78
3.9 Quine-McCluskey Procedure	86
3.10 Conclusions	92

4. Combinatorial Switching Circuits	95-148
4.1 Combinatorial Circuit Design Procedure	96
4.2 Binary Operators and Logic Gates	104
4.3 Integrated NAND-NOR Gates	106
4.4 Open Collector and Tri-state Gates	115
4.5 Realization of Boolean Expressions using NAND/NOR Gates	119
4.6 Some Combinatorial Circuits Commonly used in Digital Systems	123
4.7 Design of Combinatorial Circuits with Multiplexers	126
4.8 Programmable Logic Devices	134
5. Sequential Switching Circuits	149-204
5.1 A Basic Sequential Circuit	151
5.2 Types of Sequential Circuits	153
5.3 Flip-Flops	156
5.4 Counters	167
5.5 State Transition Diagram	175
5.6 Shift Registers	180
5.7 Some Commonly used Sequential Circuits	184
5.8 Sequential Circuit Design from Word Statement	189
5.9 Implementation of Sequential Circuits with MSIs	196
6. Selected Examples of Digital Systems	205-238
6.1 Algorithmic State Machine	205
6.2 Designing a Digital System from an ASM Chart	215
6.3 A Parallel Adder	217
6.4 Two-digit Decimal Adder	221
6.5 Floating Point Adder	224
6.6 Analog-Digital Conversion	225
6.7 Control of a Process	233
7. Memory Organization	239-263
7.1 Memory Parameters	239
7.2 Semiconductor Memory Cell	241
7.3 2D Organization of Semiconductor Memory	245
7.4 $2^{1/2}$ D Organization of Semiconductor Memory	246
7.5 Organization of a Large Static Memory	248
7.6 Dynamic Random Access Memory	251
7.7 Error Detection and Correction in Memories	254
7.8 Read Only Memory	255
7.9 Special Memories	258

PART II
LOGICAL ORGANIZATION AND ARCHITECTURE

8. Software Layers in a Computer System	267-277
8.1 A Layered View of a Computer System	268
8.2 Machine and Assembly Language	270
8.3 Higher Level Language	271
8.4 Operating System Level	271
8.5 Loading a Machine Language Program	273
8.6 Performance Measures	275
9. A Small Computer Organization	278-316
9.1 Memory Organization of SMAC2	278
9.2 Instruction and Data Representation	279
9.3 CPU Organization	281
9.4 Input/Output for SMAC2	283
9.5 Instruction Set of SMAC2	283
9.6 Simulation of SMAC2	292
9.7 Expanding the Instruction Set of SMAC2	295
9.8 Vector Operations and Indexing	298
9.9 Stacks	301
9.10 Modular Organization of Large Programs	304
9.11 Logical Operations	310
9.12 Summary	312
10. Central Processing Unit	317-367
10.1 Introduction	317
10.2 Operation Code, Encoding and Decoding	318
10.3 Instruction Formats and Instruction Sets	322
10.4 Addressing Modes	328
10.5 Register Sets	334
10.6 Clocks and Timing	336
10.7 Dataflow and Datapaths	339
10.8 Control Flow	344
10.9 Buses	348
10.10 SMAC2 Versus Intel 8086	352
10.11 SMAC2 Versus a RISC Processor	363
11. Input-Output Devices	368-393
11.1 Video Display Terminal Characteristics	368
11.2 Video Terminal Design	371
11.3 Graphic Display and Input Units	372
11.4 Hard Copy Output Units	373
11.5 Hard Disk Drives	377
11.6 Floppy Disk Drives	384
11.7 Compact Disk Read Only Memory (CD-ROM)	385
11.8 Magnetic Tape Drives	387

12. Input-Output Organization	394-431
12.1 Device Interfacing	394
12.2 Information Transfer	396
12.3 DMA Interface	399
12.4 Interrupt Structures	401
12.5 Input/Output Types	412
12.6 Buses for Communication	413
12.7 Input/Output Channels	420
12.8 Current Trends in I/O Organization	423
12.9 Serial Data Communication	425
12.10 On Evaluating I/O Organization	429
13. Enhancing the CPU	432-469
13.1 Starting the Bare Machine	432
13.2 Single Tasking Versus Multitasking	434
13.3 Distributed Computing	438
13.4 Novel Applications Demanding More Computing Power	441
13.5 Pipelining	444
13.6 Data Parallelism and Multiple Units	451
13.7 Executing Task Graphs in Parallel Computers	455
13.8 A Generalized Structure of a Parallel Computer	459
13.9 Shared Memory Multiprocessors	461
13.10 Message Passing Multicomputers	463
14. Enhancing the Memory	470-503
14.1 Program Behaviour	471
14.2 A Hierarchy of Memories	473
14.3 Cache Memory Concepts	476
14.4 Interleaved Memories	483
14.5 Virtual Memory and Paging	485
14.6 Computer System Performance	494
<i>Appendix I. Decision Table Terminology</i>	<i>505-506</i>
<i>Appendix II. Simulator for SMAC2</i>	<i>507-516</i>
<i>Index</i>	<i>517-522</i>