


DIGITAL ELECTRONICS



D.K. KAUSHIK

DHANPAT RAI PUBLISHING COMPANY

CONTENTS

Chapter 1. Number System	1-25
1.1 Number System	1
1.2 Binary Number System	2
1.3 Octal Number System	3
1.4 Hexadecimal Number System	3
1.5 Conversion of Integer Decimal Number to Binary Number	4
1.6 Conversion of Fractional Decimal Number to Binary Number	6
1.7 Conversion of Octal to Binary and Vice – Versa	8
1.8 Conversion of Hexadecimal to Binary and Vice – Versa	9
1.9 Binary Addition	10
1.10 Binary Subtraction	12
1.11 Signed Numbers	13
1.11.1 1's Complement Representation	13
1.11.2 2's Complement Representation	13
1.12 Signed Numbers using 2's Complement	14
1.13 Addition/Subtraction of Signed Numbers in 2's Complement Representation	15
1.14 Nine's and Ten's Complement of Decimal Numbers	17
1.14.1 r's and (r – 1)'s complement	18
1.15 Binary Multiplication	18
1.16 Binary Division	19
1.17 Floating Point Representation of Binary Numbers	20
Chapter 2. Binary Codes	26-43
2.1 Binary Coded Decimal Numbers	26
2.2 Weighted Codes	27
2.3 Self Complementing Codes	27
2.4 Cyclic Codes	29
2.4.1 Conversion of Binary to Gray Code	31
2.4.2 Conversion of Gray Code to Binary	32
2.5 Error Detecting Codes	33
2.6 Error Correcting or Hamming Code	35
2.7 BCD Addition	37
2.8 Excess-3 Addition	38
2.9 Alphanumeric codes	39
Chapter 3. Boolean Algebra and Logic Gates	44-74
3.1 Logic Operations	44
3.2 Postulates of Boolean Algebra	48
3.3 Two – Valued Boolean Algebra	49
3.4 Duality Principle	50
3.5 Theorems of Boolean Algebra	50
3.6 Venn Diagram	53
3.7 Truth Table	57
3.8 Canonical Forms for Boolean Function	58
3.8.1 Canonical SP (or SOP) Form	58
3.8.2 Canonical PS (or POS) Form	59

3.9	Realization of Boolean Function Using Gates	64
3.10	Other Logic Operations and Logic Gates	65
3.11	Realization of Boolean expressions using NAND/NOR alone.....	70
Chapter 4. Simplification of Boolean Function		75-100
4.1	Karnaugh map (K- Map) Method	75
4.1.1	Two Variable K – map	75
4.1.2	Three Variable K – map	76
4.1.3	Four variable K – map	77
4.2	Encircling of Groups	78
4.2.1	Pairs	78
4.2.2	Quads	79
4.2.3	Octets	80
4.2.4	Overlapping Groups	81
4.2.5	Rolling Groups	81
4.2.6	Redundant Groups	83
4.2.7	Simplification Procedure	83
4.3	Incompletely Specified Functions	85
4.4	NOR Implementation of Boolean Functions	88
4.5	Five and Six Variable K – map	90
4.5.1	Simplification of Five and Six Variable Maps	91
4.6	Quine–McCluskey Method	93
Chapter 5. Combinational Switching Circuits		101-127
5.1	Combinational circuits	101
5.2	Half Adder	113
5.3	Full Adder	114
5.4	Parallel Binary Adder	117
5.5	BCD or 8421 adder	122
5.6	Excess – 3 Adder	124
5.7	Two’s Complement Adder/ Subtractor	125
Chapter 6. More Combinational Circuits		128-169
6.1	Multiplexers	128
6.1.1	Expansion of Multiplexers	131
6.1.2	Applications of Multiplexers	132
6.2	Demultiplexers	134
6.3	Decoder	136
6.3.1	BCD – to – Decimal Decoder	140
6.3.2	BCD – to – Seven – Segment Decoder	141
6.4	Code converter	146
6.5	Encoders	148
6.5.1	Octal – to – Binary Encoder	149
6.5.2	Decimal – to – BCD Encoder	149
6.6	Priority Encoder	150
6.6.1	Decimal – to – BCD Priority Encoder	150
6.6.2	Octal to Binary Priority Encoder	153
6.7	Magnitude Comparator	154
6.8	Parity Generator/ Checker	157
6.9	Programmable Logic Devices	158
6.9.1	Field Programmable Logic Array (FPLA)	159
6.9.2	Programmable Array Logic (PAL)	162
6.9.3	Programmable Read Only Memory (PROM)	164

Full
Solved
Home

Chapter 7. Logic Families	170-194
7.1 AND Gate	170
7.2 OR Gate	171
7.3 NOT (Inverter) gate	171
7.4 Logic Families	172
7.5 Resistor – Transistor Logic (RTL)	175
7.6 Direct Coupled Transistor Logic (DCTL)	175
7.7 Integrated Injection Logic (IIL or I ² L)	176
7.8 Diode – Transistor Logic (DTL)	177
7.9 High – Threshold Logic (HTL)	178
7.10 Transistor – Transistor Logic (TTL)	178
7.10.1 TTL NAND Gate with Totem-pole Output	179
7.10.2 TTL Inverter	181
7.10.3 TTL NOR Gate	181
7.10.4 TTL AND Gate	181
7.10.5 TTL OR Gate	181
7.10.6 Open Collector TTL Gates	182
7.10.7 Tri-state TTL Gates	184
7.10.8 More TTL Circuits	184
7.11 Schottky Transistor – Transistor Logic (STTL)	185
7.12 Emitter Coupled Logic (ECL)	186
7.13 MOS Logic	187
7.13.1 MOS inverter	188
7.13.2 MOS NOR gate	188
7.13.3 MOS NAND gate	189
7.14 Complementary MOS (CMOS) Logic	190
7.14.1 CMOS Inverter	190
7.14.2 CMOS NAND Gate	190
7.14.3 CMOS NOR Gate	191
7.15 Comparison of Logic Families	192
Chapter 8. Flip-flops	195-221
8.1 R S Flip-flop	195
8.1.1 R S Flip-flop with NAND Gates	199
8.1.2 Active Low R S Flip-flop with NAND Gates	199
8.2 Clocked R S Flip-flop	201
8.2.1 Clocked R S Flip-flop with NAND Latch	202
8.3 Triggering of Flip-flops	204
8.3.1 Edge Detector Circuit	205
8.4 The D Flip-flop	205
8.5 The J K Flip-flop	207
8.5.1 Edge Triggered J K Flip-flop	208
8.5.2 Edge Triggered T (Toggle) Flip-flop	210
8.5.3 Asynchronous Inputs	211
8.6 Master Slave J K flip-flop	213
8.7 Excitation Table of Flip-flops	214
8.8 Conversion of Flip-flops	215
8.9 Flip-flop Parameters	217
Chapter 9. Shift Registers	222-243
9.1 Registers	222
9.2 Classifications of Registers	223
9.3 Serial In Parallel Out (SIPO) Shift Register	223
9.4 Serial In Serial Out (SISO) Shift Register	225

9.5	Parallel In Parallel Out (PIPO) Shift Register	226
9.6	Parallel In Serial Out (PISO) Shift Register	227
9.7	Bidirectional Shift Register	229
9.8	Universal Shift Register	230
9.9	Cyclic Shift Registers	230
9.9.1	Ring Counter	232
9.9.2	Johnson Counter or Twisted Ring Counter	233
9.10	Shift Register IC Details	234
9.11	Applications of Shift Registers	236
9.11.1	Serial Adder	236
9.11.2	Parity Generator cum Checker	238
9.11.3	Time Delay	240
9.11.4	Data Conversion	241
9.11.5	Sequence Generator	241
Chapter 10. Counters		244–289
10.1	Asynchronous Counters	244
10.2	Asynchronous Binary (Mod-16) Counter	245
10.3	Asynchronous Down Counters	248
10.4	Asynchronous Mod-16 Down Counter	249
10.5	Asynchronous Mod-16 Up / Down Counter	251
10.6	Other Asynchronous Counters	253
10.6.1	Asynchronous Decade Counter	253
10.7	Synchronous Counters	255
10.7.1	Synchronous Binary Counter	255
10.7.2	Design of Synchronous Mod – N Counter	257
10.7.3	Synchronous Decade counter	258
10.8	Synchronous Counters with Arbitrary Counting Sequence	263
10.9	Synchronous Controlled Counters	267
10.10	Generation of Control Signals	272
10.11	Counter ICs	274
10.12	Counter Applications	282
10.12.1	Event Counter	282
10.12.2	Digital Frequency Meter	283
10.12.3	Digital Clock	285
10.12.4	Parallel to Serial Data Conversion	287
Chapter 11. Digital to Analog and Analog to Digital Converters		290–317
11.1	Digital to Analog Converter	290
11.1.1	Resistive Divider D/A converter	290
11.1.2	Binary Ladder D/A Converter	296
11.2	Performance Criteria for D/A Converter	300
11.3	D/A Converter IC 0808	303
11.4	Analog to Digital Converter	303
11.5	Simultaneous A/D Converter	304
11.6	Successive Approximation A/D Converter	306
11.7	Counter or Digital Ramp type A/D Converter	309
11.8	Single Slope A/D Converter	312
11.9	Dual Slope A/D Converter	313
11.10	A / D Converter IC 0801	315
Chapter 12. Digital Memories		318–349
12.1	Memory Parameters	318
12.2	Semiconductor Memories	320

12.3	Read Only Memories	321
12.3.1	Programmable Read Only Memory (PROM)	324
12.3.2	Erasable Programmable Read Only Memory (EPROM)	325
12.3.3	Electrically Erasable Programmable Read Only Memory (EEPROM) :	326
12.4	Applications of ROMs	326
12.5	Random Access Memories	331
12.5.1	Bipolar RAM	332
12.5.2	Static MOS RAM Cell	334
12.5.3	Dynamic MOS RAM Cell	335
12.6	RAM ICs	335
12.7	Magnetic Memories	339
12.7.1	Magnetic Core Memory	339
12.7.2	Magnetic Disk Memory	342
12.7.3	Floppy Disk	344
12.7.4	Hard Disk System	346
12.8	Magnetic Bubble Memories	347
12.9	Charge coupled Devices (CCDs)	347
12.10	Compact Disk Read Only Memory (CDROM)	347
	Appendix I	350-351
	Appendix II	352-354